99 Commits

Author SHA1 Message Date
Lukas Plevac
e662c52e75 Static write FA to PGAdder
All checks were successful
BUILD / test (push) Successful in 1m51s
2025-01-19 19:10:26 +01:00
Lukas Plevac
6c8c791fb5 Code generation fix
All checks were successful
BUILD / test (push) Successful in 1m56s
2025-01-19 18:34:41 +01:00
db25df54cd unexpected keyword argument 'parent_component'
All checks were successful
BUILD / test (push) Successful in 1m44s
2025-01-15 19:33:13 +01:00
cf4a6ccc52 Incorect FA instance create
Some checks failed
BUILD / test (push) Failing after 16s
2025-01-15 19:31:12 +01:00
aefc20693a Full adder missing import
Some checks failed
BUILD / test (push) Failing after 15s
2025-01-15 19:28:29 +01:00
395750eac5 Imprt missing full adder
Some checks failed
BUILD / test (push) Failing after 17s
2025-01-15 19:23:47 +01:00
d0501238f8 GCP PGA ADDER
Some checks failed
BUILD / test (push) Failing after 25s
2025-01-06 13:03:21 +01:00
Lukas Plevac
c9c99fbb11 Optimalize MUX 2024-11-16 20:54:41 +01:00
c476479827 Fix mux with wrong gate ordering
Some checks failed
BUILD / test (push) Blocked by required conditions
CodeQL / Analyze (python) (push) Failing after 39s
2024-11-14 15:15:17 +01:00
Lukas Plevac
4eb65e10da All working muls and adders
Some checks failed
BUILD / Python ${{ matrix.python-version }} test (3.11) (push) Has been cancelled
BUILD / Python ${{ matrix.python-version }} test (3.7) (push) Has been cancelled
BUILD / Python ${{ matrix.python-version }} test (3.8) (push) Has been cancelled
BUILD / Python ${{ matrix.python-version }} test (3.9) (push) Has been cancelled
BUILD / build (push) Failing after 5m29s
BUILD / test (push) Has been skipped
BUILD / Python ${{ matrix.python-version }} test (3.10) (push) Has been skipped
BUILD / documentation (push) Has been skipped
CodeQL / Analyze (python) (push) Failing after 45s
2024-10-17 19:11:02 +02:00
Lukas Plevac
09a12f3df7 Fully working xorGateComponent
Some checks failed
CodeQL / Analyze (python) (push) Has been cancelled
BUILD / build (push) Has been cancelled
BUILD / test (push) Has been cancelled
BUILD / Python ${{ matrix.python-version }} test (3.10) (push) Has been cancelled
BUILD / Python ${{ matrix.python-version }} test (3.11) (push) Has been cancelled
BUILD / Python ${{ matrix.python-version }} test (3.7) (push) Has been cancelled
BUILD / Python ${{ matrix.python-version }} test (3.8) (push) Has been cancelled
BUILD / Python ${{ matrix.python-version }} test (3.9) (push) Has been cancelled
BUILD / documentation (push) Has been cancelled
2024-10-10 13:33:09 +02:00
Lukas Plevac
c61244c966 Fixed RCA by test
Some checks failed
CodeQL / Analyze (python) (push) Has been cancelled
BUILD / build (push) Has been cancelled
BUILD / test (push) Has been cancelled
BUILD / Python ${{ matrix.python-version }} test (3.10) (push) Has been cancelled
BUILD / Python ${{ matrix.python-version }} test (3.11) (push) Has been cancelled
BUILD / Python ${{ matrix.python-version }} test (3.7) (push) Has been cancelled
BUILD / Python ${{ matrix.python-version }} test (3.8) (push) Has been cancelled
BUILD / Python ${{ matrix.python-version }} test (3.9) (push) Has been cancelled
BUILD / documentation (push) Has been cancelled
2024-10-08 14:28:38 +02:00
Lukas Plevac
6132c3c449 Optimalized MAJ implementation for adders 2024-10-08 13:39:48 +02:00
Lukas Plevac
ad9f62e3de Added support for MIG excluded xor and xnor gate
Some checks are pending
CodeQL / Analyze (python) (push) Waiting to run
BUILD / build (push) Waiting to run
BUILD / test (push) Blocked by required conditions
BUILD / Python ${{ matrix.python-version }} test (3.10) (push) Blocked by required conditions
BUILD / Python ${{ matrix.python-version }} test (3.11) (push) Blocked by required conditions
BUILD / Python ${{ matrix.python-version }} test (3.7) (push) Blocked by required conditions
BUILD / Python ${{ matrix.python-version }} test (3.8) (push) Blocked by required conditions
BUILD / Python ${{ matrix.python-version }} test (3.9) (push) Blocked by required conditions
BUILD / documentation (push) Blocked by required conditions
2024-10-07 15:19:55 +02:00
Vojta
813f111df7 Merge branch 'devel' of github.com:ehw-fit/ariths-gen into devel 2024-10-03 08:19:27 +02:00
Vojta
c1e8680e83 CGP with more than 26 inputs naming 2024-10-03 08:18:49 +02:00
honzastor
b87f8350fc Added ripple borrow subtractor circuit and updated automated testing. 2024-10-01 18:42:11 +02:00
Vojta Mrazek
bc95444995 reconnected wire was not identified as a bus 2024-07-22 15:10:21 +02:00
Vojta Mrazek
04cd3e44d3 bug in cgp indexes with constant wires, they were encouted 2024-07-22 15:09:50 +02:00
Vojta Mrazek
f34471bfe3 signed version of python code 2024-07-18 13:16:15 +02:00
Vojta Mrazek
4cd1189d4a CGP circuit accepts BUS inputs 2024-07-18 13:15:56 +02:00
Vojta Mrazek
bc0104de12 ripple cary subtractor 2024-07-09 09:22:11 +02:00
Vojta Mrazek
e41b4a2f2c Merge branch 'devel' of github.com:ehw-fit/ariths-gen into devel 2024-07-08 11:31:30 +02:00
Vojta Mrazek
c480eeacf9 popcount parent component 2024-07-08 11:29:25 +02:00
honzastor
ce36ebf77b Fixed hierarchical BLIF generation for popcount_compare. 2024-04-17 18:47:41 +02:00
honzastor
6003886eb7 Fixed hierarchical Verilog generation of popcount compare. BLIF probably needs a similar treatment, TBD later 2024-04-14 16:29:10 +02:00
honzastor
97e79b93da Big code cleanup and some fixes. Hierarchical generation for popcount seems problematic. It seems bus connections are the issue. 2024-04-13 17:04:03 +02:00
honzastor
739d5fafce Added documentation to Recursive multiplier and hopefully fixed some issues with popcount output generation. 2024-04-08 21:37:34 +02:00
Vojta Mrazek
4e331f0525 popcount with variable sizes 2024-04-08 13:48:25 +02:00
Vojta Mrazek
128b1309a1 popcount fixes 2024-04-05 09:24:03 +02:00
Vojta Mrazek
1219d7bec5
Merge branch 'popcount' into devel 2024-04-05 09:19:04 +02:00
Vojta Mrazek
2cf7b921ea Popcount implementation 2024-04-05 08:46:02 +02:00
honzastor
da733cf44e Added instantiation of wires and buses from inputs. Hopefully fixed now. 2024-03-28 00:06:53 +01:00
honzastor
21a6437eb8 Additional type hint fix. 2024-03-27 23:19:40 +01:00
honzastor
73101eb055 Type hint bugfix for pytest. 2024-03-27 23:10:06 +01:00
honzastor
d013a40145 Added unsigned recursive multiplier and made some bugfixes. 2024-03-27 23:00:13 +01:00
Vojta Mrazek
2e1694ccd5 popcount and compare 2024-03-22 14:19:23 +01:00
honzastor
7e1112cf81 Added individual input bus attributes to CGP Circuit objects to allow for the generation of output CGP representation. 2024-03-06 00:42:12 +01:00
Vojta Mrazek
f853a46703 CGP circuit checks 2023-04-13 12:09:07 +02:00
Vojta Mrazek
a44b0638a1 Implementation of QuAd approximate adder 2023-03-28 13:55:58 +02:00
Vojta Mrazek
a4741db191 connection checks (asserts) 2023-03-28 11:16:55 +02:00
Vojta Mrazek
44e0a920d1 MUX support of constant values 2023-03-24 12:11:42 +01:00
Vojta Mrazek
49bbc86a0f accepts a wire as a bus 2023-03-23 13:39:32 +01:00
honzastor
7cf34d04f3 Bugfix in conditional statement. 2023-03-22 18:14:55 +01:00
honzastor
b88c502343 Addition of MUX2x1 PDK support and optimization of hierarchical Verilog code generation when using PDK modules (the gates and wires associated with native ArithsGen implementation are not generated). 2023-03-22 17:57:51 +01:00
honzastor
d52e67bb25 Implemented new parallel prefix adders and added the possibility for better configuration of partial product accumulators (adders) used in multipliers. 2023-02-24 11:13:46 +01:00
Vojta Mrazek
283f9c79f5
Merge branch 'main' into devel 2023-02-22 12:12:20 +01:00
Vojta Mrazek
6dd69c5aaa Merge branch 'devel' of github.com:ehw-fit/ariths-gen into devel 2023-02-22 09:52:34 +01:00
Vojta Mrazek
43b3d65463 workflow modification, bus indexing 2023-02-22 09:52:06 +01:00
Vojta Mrazek
71a1d45045
string description (#15) 2023-02-22 09:45:14 +01:00