dissertation_thesis/ariths-gen-mig
1
0
Fork 0
Code Issues Pull Requests Actions Packages Projects Releases Wiki Activity
ariths-gen-mig/ariths_gen
History
Lukas Plevac c61244c966
Some checks failed
CodeQL / Analyze (python) (push) Has been cancelled
Details
BUILD / build (push) Has been cancelled
Details
BUILD / test (push) Has been cancelled
Details
BUILD / Python ${{ matrix.python-version }} test (3.10) (push) Has been cancelled
Details
BUILD / Python ${{ matrix.python-version }} test (3.11) (push) Has been cancelled
Details
BUILD / Python ${{ matrix.python-version }} test (3.7) (push) Has been cancelled
Details
BUILD / Python ${{ matrix.python-version }} test (3.8) (push) Has been cancelled
Details
BUILD / Python ${{ matrix.python-version }} test (3.9) (push) Has been cancelled
Details
BUILD / documentation (push) Has been cancelled
Details
Fixed RCA by test
2024-10-08 14:28:38 +02:00
..
core
Added support for MIG excluded xor and xnor gate
2024-10-07 15:19:55 +02:00
multi_bit_circuits
Added support for MIG excluded xor and xnor gate
2024-10-07 15:19:55 +02:00
one_bit_circuits
Fixed RCA by test
2024-10-08 14:28:38 +02:00
wire_components
reconnected wire was not identified as a bus
2024-07-22 15:10:21 +02:00
__init__.py
Implemented new parallel prefix adders and added the possibility for better configuration of partial product accumulators (adders) used in multipliers.
2023-02-24 11:13:46 +01:00
pdk.py
Addition of MUX2x1 PDK support and optimization of hierarchical Verilog code generation when using PDK modules (the gates and wires associated with native ArithsGen implementation are not generated).
2023-03-22 17:57:51 +01:00