honzastor
|
f582ee729e
|
Updated generation of hierarchical circuits to allow proper naming consistency between the subcomponent modules and their corresponding invocations.
|
2021-10-25 01:11:34 +02:00 |
|
honzastor
|
5d41997560
|
Added assertion checks for the same input bus lengths when initializing arithmetic circuits.
|
2021-10-24 18:48:00 +02:00 |
|
honzastor
|
d41c5f3c94
|
Updated exportation of signed arithmetic circuits to python representation. Also unified some methods from arithmetic_circuit.py into general_circuit.py.
|
2021-10-10 22:15:13 +02:00 |
|
honzastor
|
16c1757bc3
|
Added signedness support for the output C code representation. Also modified the testing scripts and the chr2c.py converter accordingly and did some documentation changes (even made a small change in readme.md). Signedness support for the output python representation is TBD.
|
2021-10-09 23:45:54 +02:00 |
|
Vojta Mrazek
|
152a6b1583
|
Python eval (#4)
* #3 basic clean up arithmetic circuit and general circuit
* #3 implementation of python generator
* #3 pytest in actions
* #3 pytest in actions fix
|
2021-10-04 11:58:28 +02:00 |
|
Vojta Mrazek
|
995107eecc
|
Removing of file closing
|
2021-09-23 08:50:18 +02:00 |
|
honzastor
|
eba0a7a938
|
Made some minor changes concerning proper exportation of multiplier circuits.
|
2021-09-09 13:57:36 +02:00 |
|
honzastor
|
e16de78c2b
|
Updated logic behind generating export representations, mainly focused around circuit and its buses and subcomponents namings.
|
2021-09-07 17:39:39 +02:00 |
|
Vojta Mrazek
|
8c0f24cd2d
|
General MAC circuit
|
2021-09-06 12:52:13 +02:00 |
|
Vojta Mrazek
|
0a487ee699
|
CGP format
|
2021-06-23 14:08:49 +02:00 |
|
Vojta Mrazek
|
c6e542231c
|
CGP tests; reversed output order
|
2021-06-23 13:43:58 +02:00 |
|
honzastor
|
0f66c5a2e9
|
Fixed proper connections in submodules instantiation in hierarchical Verilog generation. Sample generated circuits were also accordingly updated.
|
2021-04-23 11:49:24 +02:00 |
|
honzastor
|
670ba45ee5
|
Generated sample circuits for various representations. Updated C code circuits testing simulations and did some cleanup.
|
2021-04-23 02:44:14 +02:00 |
|
honzastor
|
8e950fc51f
|
Optimized circuits generation, refactored code, fixed cla, added new csa, array divider circuits and create yosys equivalence check script. TBD: Documentation and sample generated circuits.
|
2021-04-21 11:33:07 +02:00 |
|