Honza
|
c8ed08691f
|
Updated functionality of the extend_bus method.
|
2021-11-16 00:02:52 +01:00 |
|
honzastor
|
5d41997560
|
Added assertion checks for the same input bus lengths when initializing arithmetic circuits.
|
2021-10-24 18:48:00 +02:00 |
|
honzastor
|
d41c5f3c94
|
Updated exportation of signed arithmetic circuits to python representation. Also unified some methods from arithmetic_circuit.py into general_circuit.py.
|
2021-10-10 22:15:13 +02:00 |
|
honzastor
|
cfb5bba3ec
|
Bitwise and operation fix.
|
2021-10-10 00:02:58 +02:00 |
|
honzastor
|
16c1757bc3
|
Added signedness support for the output C code representation. Also modified the testing scripts and the chr2c.py converter accordingly and did some documentation changes (even made a small change in readme.md). Signedness support for the output python representation is TBD.
|
2021-10-09 23:45:54 +02:00 |
|
Vojta Mrazek
|
152a6b1583
|
Python eval (#4)
* #3 basic clean up arithmetic circuit and general circuit
* #3 implementation of python generator
* #3 pytest in actions
* #3 pytest in actions fix
|
2021-10-04 11:58:28 +02:00 |
|
honzastor
|
e16de78c2b
|
Updated logic behind generating export representations, mainly focused around circuit and its buses and subcomponents namings.
|
2021-09-07 17:39:39 +02:00 |
|
honzastor
|
0f66c5a2e9
|
Fixed proper connections in submodules instantiation in hierarchical Verilog generation. Sample generated circuits were also accordingly updated.
|
2021-04-23 11:49:24 +02:00 |
|
honzastor
|
670ba45ee5
|
Generated sample circuits for various representations. Updated C code circuits testing simulations and did some cleanup.
|
2021-04-23 02:44:14 +02:00 |
|
honzastor
|
8e950fc51f
|
Optimized circuits generation, refactored code, fixed cla, added new csa, array divider circuits and create yosys equivalence check script. TBD: Documentation and sample generated circuits.
|
2021-04-21 11:33:07 +02:00 |
|
honzastor
|
a336a683e7
|
Added some code documentation and updated git action to generate it.
|
2021-03-31 04:40:54 +02:00 |
|
Jan Klhůfek
|
669920b0d5
|
Delete ariths_gen/wire_components/__pycache__ directory
|
2021-03-30 03:12:11 +02:00 |
|
honzastor
|
69e2514852
|
Updated project's structure. Renamed class names to properly fit Python naming convention. TBD: proper documentation.
|
2021-03-30 03:04:48 +02:00 |
|