135 lines
4.8 KiB
Verilog

module f_s_rca6(input [5:0] a, input [5:0] b, output [6:0] out);
wire a_0;
wire a_1;
wire a_2;
wire a_3;
wire a_4;
wire a_5;
wire b_0;
wire b_1;
wire b_2;
wire b_3;
wire b_4;
wire b_5;
wire f_s_rca6_ha_a_0;
wire f_s_rca6_ha_b_0;
wire f_s_rca6_ha_y0;
wire f_s_rca6_ha_y1;
wire f_s_rca6_fa1_a_1;
wire f_s_rca6_fa1_b_1;
wire f_s_rca6_fa1_y0;
wire f_s_rca6_fa1_y1;
wire f_s_rca6_fa1_f_s_rca6_ha_y1;
wire f_s_rca6_fa1_y2;
wire f_s_rca6_fa1_y3;
wire f_s_rca6_fa1_y4;
wire f_s_rca6_fa2_a_2;
wire f_s_rca6_fa2_b_2;
wire f_s_rca6_fa2_y0;
wire f_s_rca6_fa2_y1;
wire f_s_rca6_fa2_f_s_rca6_fa1_y4;
wire f_s_rca6_fa2_y2;
wire f_s_rca6_fa2_y3;
wire f_s_rca6_fa2_y4;
wire f_s_rca6_fa3_a_3;
wire f_s_rca6_fa3_b_3;
wire f_s_rca6_fa3_y0;
wire f_s_rca6_fa3_y1;
wire f_s_rca6_fa3_f_s_rca6_fa2_y4;
wire f_s_rca6_fa3_y2;
wire f_s_rca6_fa3_y3;
wire f_s_rca6_fa3_y4;
wire f_s_rca6_fa4_a_4;
wire f_s_rca6_fa4_b_4;
wire f_s_rca6_fa4_y0;
wire f_s_rca6_fa4_y1;
wire f_s_rca6_fa4_f_s_rca6_fa3_y4;
wire f_s_rca6_fa4_y2;
wire f_s_rca6_fa4_y3;
wire f_s_rca6_fa4_y4;
wire f_s_rca6_fa5_a_5;
wire f_s_rca6_fa5_b_5;
wire f_s_rca6_fa5_y0;
wire f_s_rca6_fa5_y1;
wire f_s_rca6_fa5_f_s_rca6_fa4_y4;
wire f_s_rca6_fa5_y2;
wire f_s_rca6_fa5_y3;
wire f_s_rca6_fa5_y4;
wire f_s_rca6_xor_1_a_5;
wire f_s_rca6_xor_1_b_5;
wire f_s_rca6_xor_1_y0;
wire f_s_rca6_xor_2_f_s_rca6_xor_1_y0;
wire f_s_rca6_xor_2_f_s_rca6_fa5_y4;
wire f_s_rca6_xor_2_y0;
assign a_0 = a[0];
assign a_1 = a[1];
assign a_2 = a[2];
assign a_3 = a[3];
assign a_4 = a[4];
assign a_5 = a[5];
assign b_0 = b[0];
assign b_1 = b[1];
assign b_2 = b[2];
assign b_3 = b[3];
assign b_4 = b[4];
assign b_5 = b[5];
assign f_s_rca6_ha_a_0 = a_0;
assign f_s_rca6_ha_b_0 = b_0;
assign f_s_rca6_ha_y0 = f_s_rca6_ha_a_0 ^ f_s_rca6_ha_b_0;
assign f_s_rca6_ha_y1 = f_s_rca6_ha_a_0 & f_s_rca6_ha_b_0;
assign f_s_rca6_fa1_a_1 = a_1;
assign f_s_rca6_fa1_b_1 = b_1;
assign f_s_rca6_fa1_f_s_rca6_ha_y1 = f_s_rca6_ha_y1;
assign f_s_rca6_fa1_y0 = f_s_rca6_fa1_a_1 ^ f_s_rca6_fa1_b_1;
assign f_s_rca6_fa1_y1 = f_s_rca6_fa1_a_1 & f_s_rca6_fa1_b_1;
assign f_s_rca6_fa1_y2 = f_s_rca6_fa1_y0 ^ f_s_rca6_fa1_f_s_rca6_ha_y1;
assign f_s_rca6_fa1_y3 = f_s_rca6_fa1_y0 & f_s_rca6_fa1_f_s_rca6_ha_y1;
assign f_s_rca6_fa1_y4 = f_s_rca6_fa1_y1 | f_s_rca6_fa1_y3;
assign f_s_rca6_fa2_a_2 = a_2;
assign f_s_rca6_fa2_b_2 = b_2;
assign f_s_rca6_fa2_f_s_rca6_fa1_y4 = f_s_rca6_fa1_y4;
assign f_s_rca6_fa2_y0 = f_s_rca6_fa2_a_2 ^ f_s_rca6_fa2_b_2;
assign f_s_rca6_fa2_y1 = f_s_rca6_fa2_a_2 & f_s_rca6_fa2_b_2;
assign f_s_rca6_fa2_y2 = f_s_rca6_fa2_y0 ^ f_s_rca6_fa2_f_s_rca6_fa1_y4;
assign f_s_rca6_fa2_y3 = f_s_rca6_fa2_y0 & f_s_rca6_fa2_f_s_rca6_fa1_y4;
assign f_s_rca6_fa2_y4 = f_s_rca6_fa2_y1 | f_s_rca6_fa2_y3;
assign f_s_rca6_fa3_a_3 = a_3;
assign f_s_rca6_fa3_b_3 = b_3;
assign f_s_rca6_fa3_f_s_rca6_fa2_y4 = f_s_rca6_fa2_y4;
assign f_s_rca6_fa3_y0 = f_s_rca6_fa3_a_3 ^ f_s_rca6_fa3_b_3;
assign f_s_rca6_fa3_y1 = f_s_rca6_fa3_a_3 & f_s_rca6_fa3_b_3;
assign f_s_rca6_fa3_y2 = f_s_rca6_fa3_y0 ^ f_s_rca6_fa3_f_s_rca6_fa2_y4;
assign f_s_rca6_fa3_y3 = f_s_rca6_fa3_y0 & f_s_rca6_fa3_f_s_rca6_fa2_y4;
assign f_s_rca6_fa3_y4 = f_s_rca6_fa3_y1 | f_s_rca6_fa3_y3;
assign f_s_rca6_fa4_a_4 = a_4;
assign f_s_rca6_fa4_b_4 = b_4;
assign f_s_rca6_fa4_f_s_rca6_fa3_y4 = f_s_rca6_fa3_y4;
assign f_s_rca6_fa4_y0 = f_s_rca6_fa4_a_4 ^ f_s_rca6_fa4_b_4;
assign f_s_rca6_fa4_y1 = f_s_rca6_fa4_a_4 & f_s_rca6_fa4_b_4;
assign f_s_rca6_fa4_y2 = f_s_rca6_fa4_y0 ^ f_s_rca6_fa4_f_s_rca6_fa3_y4;
assign f_s_rca6_fa4_y3 = f_s_rca6_fa4_y0 & f_s_rca6_fa4_f_s_rca6_fa3_y4;
assign f_s_rca6_fa4_y4 = f_s_rca6_fa4_y1 | f_s_rca6_fa4_y3;
assign f_s_rca6_fa5_a_5 = a_5;
assign f_s_rca6_fa5_b_5 = b_5;
assign f_s_rca6_fa5_f_s_rca6_fa4_y4 = f_s_rca6_fa4_y4;
assign f_s_rca6_fa5_y0 = f_s_rca6_fa5_a_5 ^ f_s_rca6_fa5_b_5;
assign f_s_rca6_fa5_y1 = f_s_rca6_fa5_a_5 & f_s_rca6_fa5_b_5;
assign f_s_rca6_fa5_y2 = f_s_rca6_fa5_y0 ^ f_s_rca6_fa5_f_s_rca6_fa4_y4;
assign f_s_rca6_fa5_y3 = f_s_rca6_fa5_y0 & f_s_rca6_fa5_f_s_rca6_fa4_y4;
assign f_s_rca6_fa5_y4 = f_s_rca6_fa5_y1 | f_s_rca6_fa5_y3;
assign f_s_rca6_xor_1_a_5 = a_5;
assign f_s_rca6_xor_1_b_5 = b_5;
assign f_s_rca6_xor_1_y0 = f_s_rca6_xor_1_a_5 ^ f_s_rca6_xor_1_b_5;
assign f_s_rca6_xor_2_f_s_rca6_xor_1_y0 = f_s_rca6_xor_1_y0;
assign f_s_rca6_xor_2_f_s_rca6_fa5_y4 = f_s_rca6_fa5_y4;
assign f_s_rca6_xor_2_y0 = f_s_rca6_xor_2_f_s_rca6_xor_1_y0 ^ f_s_rca6_xor_2_f_s_rca6_fa5_y4;
assign out[0] = f_s_rca6_ha_y0;
assign out[1] = f_s_rca6_fa1_y2;
assign out[2] = f_s_rca6_fa2_y2;
assign out[3] = f_s_rca6_fa3_y2;
assign out[4] = f_s_rca6_fa4_y2;
assign out[5] = f_s_rca6_fa5_y2;
assign out[6] = f_s_rca6_xor_2_y0;
endmodule