PCS-2/Makefile
2023-12-03 19:31:49 +01:00

8 lines
137 B
Makefile

build:
cd synth && \
/tools/Xilinx/Vivado/2023.2/bin/vivado -mode batch -source filter.tcl
test:
cd ver && \
vsim -c -do filter.tcl