This website requires JavaScript.
Explore
Help
Register
Sign In
dissertation_thesis
/
ariths-gen
Watch
1
Star
0
Fork
0
You've already forked ariths-gen
mirror of
https://github.com/ehw-fit/ariths-gen.git
synced
2025-04-10 09:12:11 +01:00
Code
Issues
Actions
Packages
Projects
Releases
Wiki
Activity
ariths-gen
/
ariths_gen
History
honzastor
ce36ebf77b
Fixed hierarchical BLIF generation for popcount_compare.
2024-04-17 18:47:41 +02:00
..
core
Fixed hierarchical BLIF generation for popcount_compare.
2024-04-17 18:47:41 +02:00
multi_bit_circuits
Fixed hierarchical Verilog generation of popcount compare. BLIF probably needs a similar treatment, TBD later
2024-04-14 16:29:10 +02:00
one_bit_circuits
Fixed hierarchical BLIF generation for popcount_compare.
2024-04-17 18:47:41 +02:00
wire_components
Fixed hierarchical BLIF generation for popcount_compare.
2024-04-17 18:47:41 +02:00
__init__.py
Implemented new parallel prefix adders and added the possibility for better configuration of partial product accumulators (adders) used in multipliers.
2023-02-24 11:13:46 +01:00
pdk.py
Addition of MUX2x1 PDK support and optimization of hierarchical Verilog code generation when using PDK modules (the gates and wires associated with native ArithsGen implementation are not generated).
2023-03-22 17:57:51 +01:00
