This website requires JavaScript.
Explore
Help
Register
Sign In
dissertation_thesis
/
ariths-gen
Watch
1
Star
0
Fork
0
You've already forked ariths-gen
mirror of
https://github.com/ehw-fit/ariths-gen.git
synced
2025-04-08 00:02:12 +01:00
Code
Issues
Actions
Packages
Projects
Releases
Wiki
Activity
ariths-gen
/
ariths_gen
/
core
History
honzastor
d013a40145
Added unsigned recursive multiplier and made some bugfixes.
2024-03-27 23:00:13 +01:00
..
arithmetic_circuits
Added unsigned recursive multiplier and made some bugfixes.
2024-03-27 23:00:13 +01:00
logic_gate_circuits
Bitwise and operation fix.
2021-10-10 00:02:58 +02:00
one_bit_circuits
Implemented new parallel prefix adders and added the possibility for better configuration of partial product accumulators (adders) used in multipliers.
2023-02-24 11:13:46 +01:00
__init__.py
Optimized circuits generation, refactored code, fixed cla, added new csa, array divider circuits and create yosys equivalence check script. TBD: Documentation and sample generated circuits.
2021-04-21 11:33:07 +02:00
cgp_circuit.py
Added individual input bus attributes to CGP Circuit objects to allow for the generation of output CGP representation.
2024-03-06 00:42:12 +01:00