mirror of
https://github.com/ehw-fit/ariths-gen.git
synced 2025-04-19 13:30:56 +01:00
56c86c13ca
* #10 CGP Circuits as inputs (#11) * CGP Circuits as inputs * #10 support of signed output in general circuit * input as output works * output connected to input (c) * automated verilog testing * output rename * Implemented CSA and Wallace tree multiplier composing of CSAs. Also did some code cleanup. * Typos fix and code cleanup. * Added new (approximate) multiplier architectures and did some minor changes regarding sign extension for c output formats. * Updated automated testing scripts. * Small bugfix in python code generation (I initially thought this line is useless). * Updated generated circuits folder. Co-authored-by: Vojta Mrazek <mrazek@fit.vutbr.cz>
3021 lines
232 KiB
C
3021 lines
232 KiB
C
#include <stdio.h>
|
|
#include <stdint.h>
|
|
|
|
uint64_t u_wallace_cska16(uint64_t a, uint64_t b){
|
|
uint64_t u_wallace_cska16_out = 0;
|
|
uint8_t u_wallace_cska16_and_2_0 = 0;
|
|
uint8_t u_wallace_cska16_and_1_1 = 0;
|
|
uint8_t u_wallace_cska16_ha0_xor0 = 0;
|
|
uint8_t u_wallace_cska16_ha0_and0 = 0;
|
|
uint8_t u_wallace_cska16_and_3_0 = 0;
|
|
uint8_t u_wallace_cska16_and_2_1 = 0;
|
|
uint8_t u_wallace_cska16_fa0_xor0 = 0;
|
|
uint8_t u_wallace_cska16_fa0_and0 = 0;
|
|
uint8_t u_wallace_cska16_fa0_xor1 = 0;
|
|
uint8_t u_wallace_cska16_fa0_and1 = 0;
|
|
uint8_t u_wallace_cska16_fa0_or0 = 0;
|
|
uint8_t u_wallace_cska16_and_4_0 = 0;
|
|
uint8_t u_wallace_cska16_and_3_1 = 0;
|
|
uint8_t u_wallace_cska16_fa1_xor0 = 0;
|
|
uint8_t u_wallace_cska16_fa1_and0 = 0;
|
|
uint8_t u_wallace_cska16_fa1_xor1 = 0;
|
|
uint8_t u_wallace_cska16_fa1_and1 = 0;
|
|
uint8_t u_wallace_cska16_fa1_or0 = 0;
|
|
uint8_t u_wallace_cska16_and_5_0 = 0;
|
|
uint8_t u_wallace_cska16_and_4_1 = 0;
|
|
uint8_t u_wallace_cska16_fa2_xor0 = 0;
|
|
uint8_t u_wallace_cska16_fa2_and0 = 0;
|
|
uint8_t u_wallace_cska16_fa2_xor1 = 0;
|
|
uint8_t u_wallace_cska16_fa2_and1 = 0;
|
|
uint8_t u_wallace_cska16_fa2_or0 = 0;
|
|
uint8_t u_wallace_cska16_and_6_0 = 0;
|
|
uint8_t u_wallace_cska16_and_5_1 = 0;
|
|
uint8_t u_wallace_cska16_fa3_xor0 = 0;
|
|
uint8_t u_wallace_cska16_fa3_and0 = 0;
|
|
uint8_t u_wallace_cska16_fa3_xor1 = 0;
|
|
uint8_t u_wallace_cska16_fa3_and1 = 0;
|
|
uint8_t u_wallace_cska16_fa3_or0 = 0;
|
|
uint8_t u_wallace_cska16_and_7_0 = 0;
|
|
uint8_t u_wallace_cska16_and_6_1 = 0;
|
|
uint8_t u_wallace_cska16_fa4_xor0 = 0;
|
|
uint8_t u_wallace_cska16_fa4_and0 = 0;
|
|
uint8_t u_wallace_cska16_fa4_xor1 = 0;
|
|
uint8_t u_wallace_cska16_fa4_and1 = 0;
|
|
uint8_t u_wallace_cska16_fa4_or0 = 0;
|
|
uint8_t u_wallace_cska16_and_8_0 = 0;
|
|
uint8_t u_wallace_cska16_and_7_1 = 0;
|
|
uint8_t u_wallace_cska16_fa5_xor0 = 0;
|
|
uint8_t u_wallace_cska16_fa5_and0 = 0;
|
|
uint8_t u_wallace_cska16_fa5_xor1 = 0;
|
|
uint8_t u_wallace_cska16_fa5_and1 = 0;
|
|
uint8_t u_wallace_cska16_fa5_or0 = 0;
|
|
uint8_t u_wallace_cska16_and_9_0 = 0;
|
|
uint8_t u_wallace_cska16_and_8_1 = 0;
|
|
uint8_t u_wallace_cska16_fa6_xor0 = 0;
|
|
uint8_t u_wallace_cska16_fa6_and0 = 0;
|
|
uint8_t u_wallace_cska16_fa6_xor1 = 0;
|
|
uint8_t u_wallace_cska16_fa6_and1 = 0;
|
|
uint8_t u_wallace_cska16_fa6_or0 = 0;
|
|
uint8_t u_wallace_cska16_and_10_0 = 0;
|
|
uint8_t u_wallace_cska16_and_9_1 = 0;
|
|
uint8_t u_wallace_cska16_fa7_xor0 = 0;
|
|
uint8_t u_wallace_cska16_fa7_and0 = 0;
|
|
uint8_t u_wallace_cska16_fa7_xor1 = 0;
|
|
uint8_t u_wallace_cska16_fa7_and1 = 0;
|
|
uint8_t u_wallace_cska16_fa7_or0 = 0;
|
|
uint8_t u_wallace_cska16_and_11_0 = 0;
|
|
uint8_t u_wallace_cska16_and_10_1 = 0;
|
|
uint8_t u_wallace_cska16_fa8_xor0 = 0;
|
|
uint8_t u_wallace_cska16_fa8_and0 = 0;
|
|
uint8_t u_wallace_cska16_fa8_xor1 = 0;
|
|
uint8_t u_wallace_cska16_fa8_and1 = 0;
|
|
uint8_t u_wallace_cska16_fa8_or0 = 0;
|
|
uint8_t u_wallace_cska16_and_12_0 = 0;
|
|
uint8_t u_wallace_cska16_and_11_1 = 0;
|
|
uint8_t u_wallace_cska16_fa9_xor0 = 0;
|
|
uint8_t u_wallace_cska16_fa9_and0 = 0;
|
|
uint8_t u_wallace_cska16_fa9_xor1 = 0;
|
|
uint8_t u_wallace_cska16_fa9_and1 = 0;
|
|
uint8_t u_wallace_cska16_fa9_or0 = 0;
|
|
uint8_t u_wallace_cska16_and_13_0 = 0;
|
|
uint8_t u_wallace_cska16_and_12_1 = 0;
|
|
uint8_t u_wallace_cska16_fa10_xor0 = 0;
|
|
uint8_t u_wallace_cska16_fa10_and0 = 0;
|
|
uint8_t u_wallace_cska16_fa10_xor1 = 0;
|
|
uint8_t u_wallace_cska16_fa10_and1 = 0;
|
|
uint8_t u_wallace_cska16_fa10_or0 = 0;
|
|
uint8_t u_wallace_cska16_and_14_0 = 0;
|
|
uint8_t u_wallace_cska16_and_13_1 = 0;
|
|
uint8_t u_wallace_cska16_fa11_xor0 = 0;
|
|
uint8_t u_wallace_cska16_fa11_and0 = 0;
|
|
uint8_t u_wallace_cska16_fa11_xor1 = 0;
|
|
uint8_t u_wallace_cska16_fa11_and1 = 0;
|
|
uint8_t u_wallace_cska16_fa11_or0 = 0;
|
|
uint8_t u_wallace_cska16_and_15_0 = 0;
|
|
uint8_t u_wallace_cska16_and_14_1 = 0;
|
|
uint8_t u_wallace_cska16_fa12_xor0 = 0;
|
|
uint8_t u_wallace_cska16_fa12_and0 = 0;
|
|
uint8_t u_wallace_cska16_fa12_xor1 = 0;
|
|
uint8_t u_wallace_cska16_fa12_and1 = 0;
|
|
uint8_t u_wallace_cska16_fa12_or0 = 0;
|
|
uint8_t u_wallace_cska16_and_15_1 = 0;
|
|
uint8_t u_wallace_cska16_and_14_2 = 0;
|
|
uint8_t u_wallace_cska16_fa13_xor0 = 0;
|
|
uint8_t u_wallace_cska16_fa13_and0 = 0;
|
|
uint8_t u_wallace_cska16_fa13_xor1 = 0;
|
|
uint8_t u_wallace_cska16_fa13_and1 = 0;
|
|
uint8_t u_wallace_cska16_fa13_or0 = 0;
|
|
uint8_t u_wallace_cska16_and_15_2 = 0;
|
|
uint8_t u_wallace_cska16_and_14_3 = 0;
|
|
uint8_t u_wallace_cska16_fa14_xor0 = 0;
|
|
uint8_t u_wallace_cska16_fa14_and0 = 0;
|
|
uint8_t u_wallace_cska16_fa14_xor1 = 0;
|
|
uint8_t u_wallace_cska16_fa14_and1 = 0;
|
|
uint8_t u_wallace_cska16_fa14_or0 = 0;
|
|
uint8_t u_wallace_cska16_and_15_3 = 0;
|
|
uint8_t u_wallace_cska16_and_14_4 = 0;
|
|
uint8_t u_wallace_cska16_fa15_xor0 = 0;
|
|
uint8_t u_wallace_cska16_fa15_and0 = 0;
|
|
uint8_t u_wallace_cska16_fa15_xor1 = 0;
|
|
uint8_t u_wallace_cska16_fa15_and1 = 0;
|
|
uint8_t u_wallace_cska16_fa15_or0 = 0;
|
|
uint8_t u_wallace_cska16_and_15_4 = 0;
|
|
uint8_t u_wallace_cska16_and_14_5 = 0;
|
|
uint8_t u_wallace_cska16_fa16_xor0 = 0;
|
|
uint8_t u_wallace_cska16_fa16_and0 = 0;
|
|
uint8_t u_wallace_cska16_fa16_xor1 = 0;
|
|
uint8_t u_wallace_cska16_fa16_and1 = 0;
|
|
uint8_t u_wallace_cska16_fa16_or0 = 0;
|
|
uint8_t u_wallace_cska16_and_15_5 = 0;
|
|
uint8_t u_wallace_cska16_and_14_6 = 0;
|
|
uint8_t u_wallace_cska16_fa17_xor0 = 0;
|
|
uint8_t u_wallace_cska16_fa17_and0 = 0;
|
|
uint8_t u_wallace_cska16_fa17_xor1 = 0;
|
|
uint8_t u_wallace_cska16_fa17_and1 = 0;
|
|
uint8_t u_wallace_cska16_fa17_or0 = 0;
|
|
uint8_t u_wallace_cska16_and_15_6 = 0;
|
|
uint8_t u_wallace_cska16_and_14_7 = 0;
|
|
uint8_t u_wallace_cska16_fa18_xor0 = 0;
|
|
uint8_t u_wallace_cska16_fa18_and0 = 0;
|
|
uint8_t u_wallace_cska16_fa18_xor1 = 0;
|
|
uint8_t u_wallace_cska16_fa18_and1 = 0;
|
|
uint8_t u_wallace_cska16_fa18_or0 = 0;
|
|
uint8_t u_wallace_cska16_and_15_7 = 0;
|
|
uint8_t u_wallace_cska16_and_14_8 = 0;
|
|
uint8_t u_wallace_cska16_fa19_xor0 = 0;
|
|
uint8_t u_wallace_cska16_fa19_and0 = 0;
|
|
uint8_t u_wallace_cska16_fa19_xor1 = 0;
|
|
uint8_t u_wallace_cska16_fa19_and1 = 0;
|
|
uint8_t u_wallace_cska16_fa19_or0 = 0;
|
|
uint8_t u_wallace_cska16_and_15_8 = 0;
|
|
uint8_t u_wallace_cska16_and_14_9 = 0;
|
|
uint8_t u_wallace_cska16_fa20_xor0 = 0;
|
|
uint8_t u_wallace_cska16_fa20_and0 = 0;
|
|
uint8_t u_wallace_cska16_fa20_xor1 = 0;
|
|
uint8_t u_wallace_cska16_fa20_and1 = 0;
|
|
uint8_t u_wallace_cska16_fa20_or0 = 0;
|
|
uint8_t u_wallace_cska16_and_15_9 = 0;
|
|
uint8_t u_wallace_cska16_and_14_10 = 0;
|
|
uint8_t u_wallace_cska16_fa21_xor0 = 0;
|
|
uint8_t u_wallace_cska16_fa21_and0 = 0;
|
|
uint8_t u_wallace_cska16_fa21_xor1 = 0;
|
|
uint8_t u_wallace_cska16_fa21_and1 = 0;
|
|
uint8_t u_wallace_cska16_fa21_or0 = 0;
|
|
uint8_t u_wallace_cska16_and_15_10 = 0;
|
|
uint8_t u_wallace_cska16_and_14_11 = 0;
|
|
uint8_t u_wallace_cska16_fa22_xor0 = 0;
|
|
uint8_t u_wallace_cska16_fa22_and0 = 0;
|
|
uint8_t u_wallace_cska16_fa22_xor1 = 0;
|
|
uint8_t u_wallace_cska16_fa22_and1 = 0;
|
|
uint8_t u_wallace_cska16_fa22_or0 = 0;
|
|
uint8_t u_wallace_cska16_and_15_11 = 0;
|
|
uint8_t u_wallace_cska16_and_14_12 = 0;
|
|
uint8_t u_wallace_cska16_fa23_xor0 = 0;
|
|
uint8_t u_wallace_cska16_fa23_and0 = 0;
|
|
uint8_t u_wallace_cska16_fa23_xor1 = 0;
|
|
uint8_t u_wallace_cska16_fa23_and1 = 0;
|
|
uint8_t u_wallace_cska16_fa23_or0 = 0;
|
|
uint8_t u_wallace_cska16_and_15_12 = 0;
|
|
uint8_t u_wallace_cska16_and_14_13 = 0;
|
|
uint8_t u_wallace_cska16_fa24_xor0 = 0;
|
|
uint8_t u_wallace_cska16_fa24_and0 = 0;
|
|
uint8_t u_wallace_cska16_fa24_xor1 = 0;
|
|
uint8_t u_wallace_cska16_fa24_and1 = 0;
|
|
uint8_t u_wallace_cska16_fa24_or0 = 0;
|
|
uint8_t u_wallace_cska16_and_15_13 = 0;
|
|
uint8_t u_wallace_cska16_and_14_14 = 0;
|
|
uint8_t u_wallace_cska16_fa25_xor0 = 0;
|
|
uint8_t u_wallace_cska16_fa25_and0 = 0;
|
|
uint8_t u_wallace_cska16_fa25_xor1 = 0;
|
|
uint8_t u_wallace_cska16_fa25_and1 = 0;
|
|
uint8_t u_wallace_cska16_fa25_or0 = 0;
|
|
uint8_t u_wallace_cska16_and_1_2 = 0;
|
|
uint8_t u_wallace_cska16_and_0_3 = 0;
|
|
uint8_t u_wallace_cska16_ha1_xor0 = 0;
|
|
uint8_t u_wallace_cska16_ha1_and0 = 0;
|
|
uint8_t u_wallace_cska16_and_2_2 = 0;
|
|
uint8_t u_wallace_cska16_and_1_3 = 0;
|
|
uint8_t u_wallace_cska16_fa26_xor0 = 0;
|
|
uint8_t u_wallace_cska16_fa26_and0 = 0;
|
|
uint8_t u_wallace_cska16_fa26_xor1 = 0;
|
|
uint8_t u_wallace_cska16_fa26_and1 = 0;
|
|
uint8_t u_wallace_cska16_fa26_or0 = 0;
|
|
uint8_t u_wallace_cska16_and_3_2 = 0;
|
|
uint8_t u_wallace_cska16_and_2_3 = 0;
|
|
uint8_t u_wallace_cska16_fa27_xor0 = 0;
|
|
uint8_t u_wallace_cska16_fa27_and0 = 0;
|
|
uint8_t u_wallace_cska16_fa27_xor1 = 0;
|
|
uint8_t u_wallace_cska16_fa27_and1 = 0;
|
|
uint8_t u_wallace_cska16_fa27_or0 = 0;
|
|
uint8_t u_wallace_cska16_and_4_2 = 0;
|
|
uint8_t u_wallace_cska16_and_3_3 = 0;
|
|
uint8_t u_wallace_cska16_fa28_xor0 = 0;
|
|
uint8_t u_wallace_cska16_fa28_and0 = 0;
|
|
uint8_t u_wallace_cska16_fa28_xor1 = 0;
|
|
uint8_t u_wallace_cska16_fa28_and1 = 0;
|
|
uint8_t u_wallace_cska16_fa28_or0 = 0;
|
|
uint8_t u_wallace_cska16_and_5_2 = 0;
|
|
uint8_t u_wallace_cska16_and_4_3 = 0;
|
|
uint8_t u_wallace_cska16_fa29_xor0 = 0;
|
|
uint8_t u_wallace_cska16_fa29_and0 = 0;
|
|
uint8_t u_wallace_cska16_fa29_xor1 = 0;
|
|
uint8_t u_wallace_cska16_fa29_and1 = 0;
|
|
uint8_t u_wallace_cska16_fa29_or0 = 0;
|
|
uint8_t u_wallace_cska16_and_6_2 = 0;
|
|
uint8_t u_wallace_cska16_and_5_3 = 0;
|
|
uint8_t u_wallace_cska16_fa30_xor0 = 0;
|
|
uint8_t u_wallace_cska16_fa30_and0 = 0;
|
|
uint8_t u_wallace_cska16_fa30_xor1 = 0;
|
|
uint8_t u_wallace_cska16_fa30_and1 = 0;
|
|
uint8_t u_wallace_cska16_fa30_or0 = 0;
|
|
uint8_t u_wallace_cska16_and_7_2 = 0;
|
|
uint8_t u_wallace_cska16_and_6_3 = 0;
|
|
uint8_t u_wallace_cska16_fa31_xor0 = 0;
|
|
uint8_t u_wallace_cska16_fa31_and0 = 0;
|
|
uint8_t u_wallace_cska16_fa31_xor1 = 0;
|
|
uint8_t u_wallace_cska16_fa31_and1 = 0;
|
|
uint8_t u_wallace_cska16_fa31_or0 = 0;
|
|
uint8_t u_wallace_cska16_and_8_2 = 0;
|
|
uint8_t u_wallace_cska16_and_7_3 = 0;
|
|
uint8_t u_wallace_cska16_fa32_xor0 = 0;
|
|
uint8_t u_wallace_cska16_fa32_and0 = 0;
|
|
uint8_t u_wallace_cska16_fa32_xor1 = 0;
|
|
uint8_t u_wallace_cska16_fa32_and1 = 0;
|
|
uint8_t u_wallace_cska16_fa32_or0 = 0;
|
|
uint8_t u_wallace_cska16_and_9_2 = 0;
|
|
uint8_t u_wallace_cska16_and_8_3 = 0;
|
|
uint8_t u_wallace_cska16_fa33_xor0 = 0;
|
|
uint8_t u_wallace_cska16_fa33_and0 = 0;
|
|
uint8_t u_wallace_cska16_fa33_xor1 = 0;
|
|
uint8_t u_wallace_cska16_fa33_and1 = 0;
|
|
uint8_t u_wallace_cska16_fa33_or0 = 0;
|
|
uint8_t u_wallace_cska16_and_10_2 = 0;
|
|
uint8_t u_wallace_cska16_and_9_3 = 0;
|
|
uint8_t u_wallace_cska16_fa34_xor0 = 0;
|
|
uint8_t u_wallace_cska16_fa34_and0 = 0;
|
|
uint8_t u_wallace_cska16_fa34_xor1 = 0;
|
|
uint8_t u_wallace_cska16_fa34_and1 = 0;
|
|
uint8_t u_wallace_cska16_fa34_or0 = 0;
|
|
uint8_t u_wallace_cska16_and_11_2 = 0;
|
|
uint8_t u_wallace_cska16_and_10_3 = 0;
|
|
uint8_t u_wallace_cska16_fa35_xor0 = 0;
|
|
uint8_t u_wallace_cska16_fa35_and0 = 0;
|
|
uint8_t u_wallace_cska16_fa35_xor1 = 0;
|
|
uint8_t u_wallace_cska16_fa35_and1 = 0;
|
|
uint8_t u_wallace_cska16_fa35_or0 = 0;
|
|
uint8_t u_wallace_cska16_and_12_2 = 0;
|
|
uint8_t u_wallace_cska16_and_11_3 = 0;
|
|
uint8_t u_wallace_cska16_fa36_xor0 = 0;
|
|
uint8_t u_wallace_cska16_fa36_and0 = 0;
|
|
uint8_t u_wallace_cska16_fa36_xor1 = 0;
|
|
uint8_t u_wallace_cska16_fa36_and1 = 0;
|
|
uint8_t u_wallace_cska16_fa36_or0 = 0;
|
|
uint8_t u_wallace_cska16_and_13_2 = 0;
|
|
uint8_t u_wallace_cska16_and_12_3 = 0;
|
|
uint8_t u_wallace_cska16_fa37_xor0 = 0;
|
|
uint8_t u_wallace_cska16_fa37_and0 = 0;
|
|
uint8_t u_wallace_cska16_fa37_xor1 = 0;
|
|
uint8_t u_wallace_cska16_fa37_and1 = 0;
|
|
uint8_t u_wallace_cska16_fa37_or0 = 0;
|
|
uint8_t u_wallace_cska16_and_13_3 = 0;
|
|
uint8_t u_wallace_cska16_and_12_4 = 0;
|
|
uint8_t u_wallace_cska16_fa38_xor0 = 0;
|
|
uint8_t u_wallace_cska16_fa38_and0 = 0;
|
|
uint8_t u_wallace_cska16_fa38_xor1 = 0;
|
|
uint8_t u_wallace_cska16_fa38_and1 = 0;
|
|
uint8_t u_wallace_cska16_fa38_or0 = 0;
|
|
uint8_t u_wallace_cska16_and_13_4 = 0;
|
|
uint8_t u_wallace_cska16_and_12_5 = 0;
|
|
uint8_t u_wallace_cska16_fa39_xor0 = 0;
|
|
uint8_t u_wallace_cska16_fa39_and0 = 0;
|
|
uint8_t u_wallace_cska16_fa39_xor1 = 0;
|
|
uint8_t u_wallace_cska16_fa39_and1 = 0;
|
|
uint8_t u_wallace_cska16_fa39_or0 = 0;
|
|
uint8_t u_wallace_cska16_and_13_5 = 0;
|
|
uint8_t u_wallace_cska16_and_12_6 = 0;
|
|
uint8_t u_wallace_cska16_fa40_xor0 = 0;
|
|
uint8_t u_wallace_cska16_fa40_and0 = 0;
|
|
uint8_t u_wallace_cska16_fa40_xor1 = 0;
|
|
uint8_t u_wallace_cska16_fa40_and1 = 0;
|
|
uint8_t u_wallace_cska16_fa40_or0 = 0;
|
|
uint8_t u_wallace_cska16_and_13_6 = 0;
|
|
uint8_t u_wallace_cska16_and_12_7 = 0;
|
|
uint8_t u_wallace_cska16_fa41_xor0 = 0;
|
|
uint8_t u_wallace_cska16_fa41_and0 = 0;
|
|
uint8_t u_wallace_cska16_fa41_xor1 = 0;
|
|
uint8_t u_wallace_cska16_fa41_and1 = 0;
|
|
uint8_t u_wallace_cska16_fa41_or0 = 0;
|
|
uint8_t u_wallace_cska16_and_13_7 = 0;
|
|
uint8_t u_wallace_cska16_and_12_8 = 0;
|
|
uint8_t u_wallace_cska16_fa42_xor0 = 0;
|
|
uint8_t u_wallace_cska16_fa42_and0 = 0;
|
|
uint8_t u_wallace_cska16_fa42_xor1 = 0;
|
|
uint8_t u_wallace_cska16_fa42_and1 = 0;
|
|
uint8_t u_wallace_cska16_fa42_or0 = 0;
|
|
uint8_t u_wallace_cska16_and_13_8 = 0;
|
|
uint8_t u_wallace_cska16_and_12_9 = 0;
|
|
uint8_t u_wallace_cska16_fa43_xor0 = 0;
|
|
uint8_t u_wallace_cska16_fa43_and0 = 0;
|
|
uint8_t u_wallace_cska16_fa43_xor1 = 0;
|
|
uint8_t u_wallace_cska16_fa43_and1 = 0;
|
|
uint8_t u_wallace_cska16_fa43_or0 = 0;
|
|
uint8_t u_wallace_cska16_and_13_9 = 0;
|
|
uint8_t u_wallace_cska16_and_12_10 = 0;
|
|
uint8_t u_wallace_cska16_fa44_xor0 = 0;
|
|
uint8_t u_wallace_cska16_fa44_and0 = 0;
|
|
uint8_t u_wallace_cska16_fa44_xor1 = 0;
|
|
uint8_t u_wallace_cska16_fa44_and1 = 0;
|
|
uint8_t u_wallace_cska16_fa44_or0 = 0;
|
|
uint8_t u_wallace_cska16_and_13_10 = 0;
|
|
uint8_t u_wallace_cska16_and_12_11 = 0;
|
|
uint8_t u_wallace_cska16_fa45_xor0 = 0;
|
|
uint8_t u_wallace_cska16_fa45_and0 = 0;
|
|
uint8_t u_wallace_cska16_fa45_xor1 = 0;
|
|
uint8_t u_wallace_cska16_fa45_and1 = 0;
|
|
uint8_t u_wallace_cska16_fa45_or0 = 0;
|
|
uint8_t u_wallace_cska16_and_13_11 = 0;
|
|
uint8_t u_wallace_cska16_and_12_12 = 0;
|
|
uint8_t u_wallace_cska16_fa46_xor0 = 0;
|
|
uint8_t u_wallace_cska16_fa46_and0 = 0;
|
|
uint8_t u_wallace_cska16_fa46_xor1 = 0;
|
|
uint8_t u_wallace_cska16_fa46_and1 = 0;
|
|
uint8_t u_wallace_cska16_fa46_or0 = 0;
|
|
uint8_t u_wallace_cska16_and_13_12 = 0;
|
|
uint8_t u_wallace_cska16_and_12_13 = 0;
|
|
uint8_t u_wallace_cska16_fa47_xor0 = 0;
|
|
uint8_t u_wallace_cska16_fa47_and0 = 0;
|
|
uint8_t u_wallace_cska16_fa47_xor1 = 0;
|
|
uint8_t u_wallace_cska16_fa47_and1 = 0;
|
|
uint8_t u_wallace_cska16_fa47_or0 = 0;
|
|
uint8_t u_wallace_cska16_and_13_13 = 0;
|
|
uint8_t u_wallace_cska16_and_12_14 = 0;
|
|
uint8_t u_wallace_cska16_fa48_xor0 = 0;
|
|
uint8_t u_wallace_cska16_fa48_and0 = 0;
|
|
uint8_t u_wallace_cska16_fa48_xor1 = 0;
|
|
uint8_t u_wallace_cska16_fa48_and1 = 0;
|
|
uint8_t u_wallace_cska16_fa48_or0 = 0;
|
|
uint8_t u_wallace_cska16_and_13_14 = 0;
|
|
uint8_t u_wallace_cska16_and_12_15 = 0;
|
|
uint8_t u_wallace_cska16_fa49_xor0 = 0;
|
|
uint8_t u_wallace_cska16_fa49_and0 = 0;
|
|
uint8_t u_wallace_cska16_fa49_xor1 = 0;
|
|
uint8_t u_wallace_cska16_fa49_and1 = 0;
|
|
uint8_t u_wallace_cska16_fa49_or0 = 0;
|
|
uint8_t u_wallace_cska16_and_0_4 = 0;
|
|
uint8_t u_wallace_cska16_ha2_xor0 = 0;
|
|
uint8_t u_wallace_cska16_ha2_and0 = 0;
|
|
uint8_t u_wallace_cska16_and_1_4 = 0;
|
|
uint8_t u_wallace_cska16_and_0_5 = 0;
|
|
uint8_t u_wallace_cska16_fa50_xor0 = 0;
|
|
uint8_t u_wallace_cska16_fa50_and0 = 0;
|
|
uint8_t u_wallace_cska16_fa50_xor1 = 0;
|
|
uint8_t u_wallace_cska16_fa50_and1 = 0;
|
|
uint8_t u_wallace_cska16_fa50_or0 = 0;
|
|
uint8_t u_wallace_cska16_and_2_4 = 0;
|
|
uint8_t u_wallace_cska16_and_1_5 = 0;
|
|
uint8_t u_wallace_cska16_fa51_xor0 = 0;
|
|
uint8_t u_wallace_cska16_fa51_and0 = 0;
|
|
uint8_t u_wallace_cska16_fa51_xor1 = 0;
|
|
uint8_t u_wallace_cska16_fa51_and1 = 0;
|
|
uint8_t u_wallace_cska16_fa51_or0 = 0;
|
|
uint8_t u_wallace_cska16_and_3_4 = 0;
|
|
uint8_t u_wallace_cska16_and_2_5 = 0;
|
|
uint8_t u_wallace_cska16_fa52_xor0 = 0;
|
|
uint8_t u_wallace_cska16_fa52_and0 = 0;
|
|
uint8_t u_wallace_cska16_fa52_xor1 = 0;
|
|
uint8_t u_wallace_cska16_fa52_and1 = 0;
|
|
uint8_t u_wallace_cska16_fa52_or0 = 0;
|
|
uint8_t u_wallace_cska16_and_4_4 = 0;
|
|
uint8_t u_wallace_cska16_and_3_5 = 0;
|
|
uint8_t u_wallace_cska16_fa53_xor0 = 0;
|
|
uint8_t u_wallace_cska16_fa53_and0 = 0;
|
|
uint8_t u_wallace_cska16_fa53_xor1 = 0;
|
|
uint8_t u_wallace_cska16_fa53_and1 = 0;
|
|
uint8_t u_wallace_cska16_fa53_or0 = 0;
|
|
uint8_t u_wallace_cska16_and_5_4 = 0;
|
|
uint8_t u_wallace_cska16_and_4_5 = 0;
|
|
uint8_t u_wallace_cska16_fa54_xor0 = 0;
|
|
uint8_t u_wallace_cska16_fa54_and0 = 0;
|
|
uint8_t u_wallace_cska16_fa54_xor1 = 0;
|
|
uint8_t u_wallace_cska16_fa54_and1 = 0;
|
|
uint8_t u_wallace_cska16_fa54_or0 = 0;
|
|
uint8_t u_wallace_cska16_and_6_4 = 0;
|
|
uint8_t u_wallace_cska16_and_5_5 = 0;
|
|
uint8_t u_wallace_cska16_fa55_xor0 = 0;
|
|
uint8_t u_wallace_cska16_fa55_and0 = 0;
|
|
uint8_t u_wallace_cska16_fa55_xor1 = 0;
|
|
uint8_t u_wallace_cska16_fa55_and1 = 0;
|
|
uint8_t u_wallace_cska16_fa55_or0 = 0;
|
|
uint8_t u_wallace_cska16_and_7_4 = 0;
|
|
uint8_t u_wallace_cska16_and_6_5 = 0;
|
|
uint8_t u_wallace_cska16_fa56_xor0 = 0;
|
|
uint8_t u_wallace_cska16_fa56_and0 = 0;
|
|
uint8_t u_wallace_cska16_fa56_xor1 = 0;
|
|
uint8_t u_wallace_cska16_fa56_and1 = 0;
|
|
uint8_t u_wallace_cska16_fa56_or0 = 0;
|
|
uint8_t u_wallace_cska16_and_8_4 = 0;
|
|
uint8_t u_wallace_cska16_and_7_5 = 0;
|
|
uint8_t u_wallace_cska16_fa57_xor0 = 0;
|
|
uint8_t u_wallace_cska16_fa57_and0 = 0;
|
|
uint8_t u_wallace_cska16_fa57_xor1 = 0;
|
|
uint8_t u_wallace_cska16_fa57_and1 = 0;
|
|
uint8_t u_wallace_cska16_fa57_or0 = 0;
|
|
uint8_t u_wallace_cska16_and_9_4 = 0;
|
|
uint8_t u_wallace_cska16_and_8_5 = 0;
|
|
uint8_t u_wallace_cska16_fa58_xor0 = 0;
|
|
uint8_t u_wallace_cska16_fa58_and0 = 0;
|
|
uint8_t u_wallace_cska16_fa58_xor1 = 0;
|
|
uint8_t u_wallace_cska16_fa58_and1 = 0;
|
|
uint8_t u_wallace_cska16_fa58_or0 = 0;
|
|
uint8_t u_wallace_cska16_and_10_4 = 0;
|
|
uint8_t u_wallace_cska16_and_9_5 = 0;
|
|
uint8_t u_wallace_cska16_fa59_xor0 = 0;
|
|
uint8_t u_wallace_cska16_fa59_and0 = 0;
|
|
uint8_t u_wallace_cska16_fa59_xor1 = 0;
|
|
uint8_t u_wallace_cska16_fa59_and1 = 0;
|
|
uint8_t u_wallace_cska16_fa59_or0 = 0;
|
|
uint8_t u_wallace_cska16_and_11_4 = 0;
|
|
uint8_t u_wallace_cska16_and_10_5 = 0;
|
|
uint8_t u_wallace_cska16_fa60_xor0 = 0;
|
|
uint8_t u_wallace_cska16_fa60_and0 = 0;
|
|
uint8_t u_wallace_cska16_fa60_xor1 = 0;
|
|
uint8_t u_wallace_cska16_fa60_and1 = 0;
|
|
uint8_t u_wallace_cska16_fa60_or0 = 0;
|
|
uint8_t u_wallace_cska16_and_11_5 = 0;
|
|
uint8_t u_wallace_cska16_and_10_6 = 0;
|
|
uint8_t u_wallace_cska16_fa61_xor0 = 0;
|
|
uint8_t u_wallace_cska16_fa61_and0 = 0;
|
|
uint8_t u_wallace_cska16_fa61_xor1 = 0;
|
|
uint8_t u_wallace_cska16_fa61_and1 = 0;
|
|
uint8_t u_wallace_cska16_fa61_or0 = 0;
|
|
uint8_t u_wallace_cska16_and_11_6 = 0;
|
|
uint8_t u_wallace_cska16_and_10_7 = 0;
|
|
uint8_t u_wallace_cska16_fa62_xor0 = 0;
|
|
uint8_t u_wallace_cska16_fa62_and0 = 0;
|
|
uint8_t u_wallace_cska16_fa62_xor1 = 0;
|
|
uint8_t u_wallace_cska16_fa62_and1 = 0;
|
|
uint8_t u_wallace_cska16_fa62_or0 = 0;
|
|
uint8_t u_wallace_cska16_and_11_7 = 0;
|
|
uint8_t u_wallace_cska16_and_10_8 = 0;
|
|
uint8_t u_wallace_cska16_fa63_xor0 = 0;
|
|
uint8_t u_wallace_cska16_fa63_and0 = 0;
|
|
uint8_t u_wallace_cska16_fa63_xor1 = 0;
|
|
uint8_t u_wallace_cska16_fa63_and1 = 0;
|
|
uint8_t u_wallace_cska16_fa63_or0 = 0;
|
|
uint8_t u_wallace_cska16_and_11_8 = 0;
|
|
uint8_t u_wallace_cska16_and_10_9 = 0;
|
|
uint8_t u_wallace_cska16_fa64_xor0 = 0;
|
|
uint8_t u_wallace_cska16_fa64_and0 = 0;
|
|
uint8_t u_wallace_cska16_fa64_xor1 = 0;
|
|
uint8_t u_wallace_cska16_fa64_and1 = 0;
|
|
uint8_t u_wallace_cska16_fa64_or0 = 0;
|
|
uint8_t u_wallace_cska16_and_11_9 = 0;
|
|
uint8_t u_wallace_cska16_and_10_10 = 0;
|
|
uint8_t u_wallace_cska16_fa65_xor0 = 0;
|
|
uint8_t u_wallace_cska16_fa65_and0 = 0;
|
|
uint8_t u_wallace_cska16_fa65_xor1 = 0;
|
|
uint8_t u_wallace_cska16_fa65_and1 = 0;
|
|
uint8_t u_wallace_cska16_fa65_or0 = 0;
|
|
uint8_t u_wallace_cska16_and_11_10 = 0;
|
|
uint8_t u_wallace_cska16_and_10_11 = 0;
|
|
uint8_t u_wallace_cska16_fa66_xor0 = 0;
|
|
uint8_t u_wallace_cska16_fa66_and0 = 0;
|
|
uint8_t u_wallace_cska16_fa66_xor1 = 0;
|
|
uint8_t u_wallace_cska16_fa66_and1 = 0;
|
|
uint8_t u_wallace_cska16_fa66_or0 = 0;
|
|
uint8_t u_wallace_cska16_and_11_11 = 0;
|
|
uint8_t u_wallace_cska16_and_10_12 = 0;
|
|
uint8_t u_wallace_cska16_fa67_xor0 = 0;
|
|
uint8_t u_wallace_cska16_fa67_and0 = 0;
|
|
uint8_t u_wallace_cska16_fa67_xor1 = 0;
|
|
uint8_t u_wallace_cska16_fa67_and1 = 0;
|
|
uint8_t u_wallace_cska16_fa67_or0 = 0;
|
|
uint8_t u_wallace_cska16_and_11_12 = 0;
|
|
uint8_t u_wallace_cska16_and_10_13 = 0;
|
|
uint8_t u_wallace_cska16_fa68_xor0 = 0;
|
|
uint8_t u_wallace_cska16_fa68_and0 = 0;
|
|
uint8_t u_wallace_cska16_fa68_xor1 = 0;
|
|
uint8_t u_wallace_cska16_fa68_and1 = 0;
|
|
uint8_t u_wallace_cska16_fa68_or0 = 0;
|
|
uint8_t u_wallace_cska16_and_11_13 = 0;
|
|
uint8_t u_wallace_cska16_and_10_14 = 0;
|
|
uint8_t u_wallace_cska16_fa69_xor0 = 0;
|
|
uint8_t u_wallace_cska16_fa69_and0 = 0;
|
|
uint8_t u_wallace_cska16_fa69_xor1 = 0;
|
|
uint8_t u_wallace_cska16_fa69_and1 = 0;
|
|
uint8_t u_wallace_cska16_fa69_or0 = 0;
|
|
uint8_t u_wallace_cska16_and_11_14 = 0;
|
|
uint8_t u_wallace_cska16_and_10_15 = 0;
|
|
uint8_t u_wallace_cska16_fa70_xor0 = 0;
|
|
uint8_t u_wallace_cska16_fa70_and0 = 0;
|
|
uint8_t u_wallace_cska16_fa70_xor1 = 0;
|
|
uint8_t u_wallace_cska16_fa70_and1 = 0;
|
|
uint8_t u_wallace_cska16_fa70_or0 = 0;
|
|
uint8_t u_wallace_cska16_and_11_15 = 0;
|
|
uint8_t u_wallace_cska16_fa71_xor0 = 0;
|
|
uint8_t u_wallace_cska16_fa71_and0 = 0;
|
|
uint8_t u_wallace_cska16_fa71_xor1 = 0;
|
|
uint8_t u_wallace_cska16_fa71_and1 = 0;
|
|
uint8_t u_wallace_cska16_fa71_or0 = 0;
|
|
uint8_t u_wallace_cska16_ha3_xor0 = 0;
|
|
uint8_t u_wallace_cska16_ha3_and0 = 0;
|
|
uint8_t u_wallace_cska16_and_0_6 = 0;
|
|
uint8_t u_wallace_cska16_fa72_xor0 = 0;
|
|
uint8_t u_wallace_cska16_fa72_and0 = 0;
|
|
uint8_t u_wallace_cska16_fa72_xor1 = 0;
|
|
uint8_t u_wallace_cska16_fa72_and1 = 0;
|
|
uint8_t u_wallace_cska16_fa72_or0 = 0;
|
|
uint8_t u_wallace_cska16_and_1_6 = 0;
|
|
uint8_t u_wallace_cska16_and_0_7 = 0;
|
|
uint8_t u_wallace_cska16_fa73_xor0 = 0;
|
|
uint8_t u_wallace_cska16_fa73_and0 = 0;
|
|
uint8_t u_wallace_cska16_fa73_xor1 = 0;
|
|
uint8_t u_wallace_cska16_fa73_and1 = 0;
|
|
uint8_t u_wallace_cska16_fa73_or0 = 0;
|
|
uint8_t u_wallace_cska16_and_2_6 = 0;
|
|
uint8_t u_wallace_cska16_and_1_7 = 0;
|
|
uint8_t u_wallace_cska16_fa74_xor0 = 0;
|
|
uint8_t u_wallace_cska16_fa74_and0 = 0;
|
|
uint8_t u_wallace_cska16_fa74_xor1 = 0;
|
|
uint8_t u_wallace_cska16_fa74_and1 = 0;
|
|
uint8_t u_wallace_cska16_fa74_or0 = 0;
|
|
uint8_t u_wallace_cska16_and_3_6 = 0;
|
|
uint8_t u_wallace_cska16_and_2_7 = 0;
|
|
uint8_t u_wallace_cska16_fa75_xor0 = 0;
|
|
uint8_t u_wallace_cska16_fa75_and0 = 0;
|
|
uint8_t u_wallace_cska16_fa75_xor1 = 0;
|
|
uint8_t u_wallace_cska16_fa75_and1 = 0;
|
|
uint8_t u_wallace_cska16_fa75_or0 = 0;
|
|
uint8_t u_wallace_cska16_and_4_6 = 0;
|
|
uint8_t u_wallace_cska16_and_3_7 = 0;
|
|
uint8_t u_wallace_cska16_fa76_xor0 = 0;
|
|
uint8_t u_wallace_cska16_fa76_and0 = 0;
|
|
uint8_t u_wallace_cska16_fa76_xor1 = 0;
|
|
uint8_t u_wallace_cska16_fa76_and1 = 0;
|
|
uint8_t u_wallace_cska16_fa76_or0 = 0;
|
|
uint8_t u_wallace_cska16_and_5_6 = 0;
|
|
uint8_t u_wallace_cska16_and_4_7 = 0;
|
|
uint8_t u_wallace_cska16_fa77_xor0 = 0;
|
|
uint8_t u_wallace_cska16_fa77_and0 = 0;
|
|
uint8_t u_wallace_cska16_fa77_xor1 = 0;
|
|
uint8_t u_wallace_cska16_fa77_and1 = 0;
|
|
uint8_t u_wallace_cska16_fa77_or0 = 0;
|
|
uint8_t u_wallace_cska16_and_6_6 = 0;
|
|
uint8_t u_wallace_cska16_and_5_7 = 0;
|
|
uint8_t u_wallace_cska16_fa78_xor0 = 0;
|
|
uint8_t u_wallace_cska16_fa78_and0 = 0;
|
|
uint8_t u_wallace_cska16_fa78_xor1 = 0;
|
|
uint8_t u_wallace_cska16_fa78_and1 = 0;
|
|
uint8_t u_wallace_cska16_fa78_or0 = 0;
|
|
uint8_t u_wallace_cska16_and_7_6 = 0;
|
|
uint8_t u_wallace_cska16_and_6_7 = 0;
|
|
uint8_t u_wallace_cska16_fa79_xor0 = 0;
|
|
uint8_t u_wallace_cska16_fa79_and0 = 0;
|
|
uint8_t u_wallace_cska16_fa79_xor1 = 0;
|
|
uint8_t u_wallace_cska16_fa79_and1 = 0;
|
|
uint8_t u_wallace_cska16_fa79_or0 = 0;
|
|
uint8_t u_wallace_cska16_and_8_6 = 0;
|
|
uint8_t u_wallace_cska16_and_7_7 = 0;
|
|
uint8_t u_wallace_cska16_fa80_xor0 = 0;
|
|
uint8_t u_wallace_cska16_fa80_and0 = 0;
|
|
uint8_t u_wallace_cska16_fa80_xor1 = 0;
|
|
uint8_t u_wallace_cska16_fa80_and1 = 0;
|
|
uint8_t u_wallace_cska16_fa80_or0 = 0;
|
|
uint8_t u_wallace_cska16_and_9_6 = 0;
|
|
uint8_t u_wallace_cska16_and_8_7 = 0;
|
|
uint8_t u_wallace_cska16_fa81_xor0 = 0;
|
|
uint8_t u_wallace_cska16_fa81_and0 = 0;
|
|
uint8_t u_wallace_cska16_fa81_xor1 = 0;
|
|
uint8_t u_wallace_cska16_fa81_and1 = 0;
|
|
uint8_t u_wallace_cska16_fa81_or0 = 0;
|
|
uint8_t u_wallace_cska16_and_9_7 = 0;
|
|
uint8_t u_wallace_cska16_and_8_8 = 0;
|
|
uint8_t u_wallace_cska16_fa82_xor0 = 0;
|
|
uint8_t u_wallace_cska16_fa82_and0 = 0;
|
|
uint8_t u_wallace_cska16_fa82_xor1 = 0;
|
|
uint8_t u_wallace_cska16_fa82_and1 = 0;
|
|
uint8_t u_wallace_cska16_fa82_or0 = 0;
|
|
uint8_t u_wallace_cska16_and_9_8 = 0;
|
|
uint8_t u_wallace_cska16_and_8_9 = 0;
|
|
uint8_t u_wallace_cska16_fa83_xor0 = 0;
|
|
uint8_t u_wallace_cska16_fa83_and0 = 0;
|
|
uint8_t u_wallace_cska16_fa83_xor1 = 0;
|
|
uint8_t u_wallace_cska16_fa83_and1 = 0;
|
|
uint8_t u_wallace_cska16_fa83_or0 = 0;
|
|
uint8_t u_wallace_cska16_and_9_9 = 0;
|
|
uint8_t u_wallace_cska16_and_8_10 = 0;
|
|
uint8_t u_wallace_cska16_fa84_xor0 = 0;
|
|
uint8_t u_wallace_cska16_fa84_and0 = 0;
|
|
uint8_t u_wallace_cska16_fa84_xor1 = 0;
|
|
uint8_t u_wallace_cska16_fa84_and1 = 0;
|
|
uint8_t u_wallace_cska16_fa84_or0 = 0;
|
|
uint8_t u_wallace_cska16_and_9_10 = 0;
|
|
uint8_t u_wallace_cska16_and_8_11 = 0;
|
|
uint8_t u_wallace_cska16_fa85_xor0 = 0;
|
|
uint8_t u_wallace_cska16_fa85_and0 = 0;
|
|
uint8_t u_wallace_cska16_fa85_xor1 = 0;
|
|
uint8_t u_wallace_cska16_fa85_and1 = 0;
|
|
uint8_t u_wallace_cska16_fa85_or0 = 0;
|
|
uint8_t u_wallace_cska16_and_9_11 = 0;
|
|
uint8_t u_wallace_cska16_and_8_12 = 0;
|
|
uint8_t u_wallace_cska16_fa86_xor0 = 0;
|
|
uint8_t u_wallace_cska16_fa86_and0 = 0;
|
|
uint8_t u_wallace_cska16_fa86_xor1 = 0;
|
|
uint8_t u_wallace_cska16_fa86_and1 = 0;
|
|
uint8_t u_wallace_cska16_fa86_or0 = 0;
|
|
uint8_t u_wallace_cska16_and_9_12 = 0;
|
|
uint8_t u_wallace_cska16_and_8_13 = 0;
|
|
uint8_t u_wallace_cska16_fa87_xor0 = 0;
|
|
uint8_t u_wallace_cska16_fa87_and0 = 0;
|
|
uint8_t u_wallace_cska16_fa87_xor1 = 0;
|
|
uint8_t u_wallace_cska16_fa87_and1 = 0;
|
|
uint8_t u_wallace_cska16_fa87_or0 = 0;
|
|
uint8_t u_wallace_cska16_and_9_13 = 0;
|
|
uint8_t u_wallace_cska16_and_8_14 = 0;
|
|
uint8_t u_wallace_cska16_fa88_xor0 = 0;
|
|
uint8_t u_wallace_cska16_fa88_and0 = 0;
|
|
uint8_t u_wallace_cska16_fa88_xor1 = 0;
|
|
uint8_t u_wallace_cska16_fa88_and1 = 0;
|
|
uint8_t u_wallace_cska16_fa88_or0 = 0;
|
|
uint8_t u_wallace_cska16_and_9_14 = 0;
|
|
uint8_t u_wallace_cska16_and_8_15 = 0;
|
|
uint8_t u_wallace_cska16_fa89_xor0 = 0;
|
|
uint8_t u_wallace_cska16_fa89_and0 = 0;
|
|
uint8_t u_wallace_cska16_fa89_xor1 = 0;
|
|
uint8_t u_wallace_cska16_fa89_and1 = 0;
|
|
uint8_t u_wallace_cska16_fa89_or0 = 0;
|
|
uint8_t u_wallace_cska16_and_9_15 = 0;
|
|
uint8_t u_wallace_cska16_fa90_xor0 = 0;
|
|
uint8_t u_wallace_cska16_fa90_and0 = 0;
|
|
uint8_t u_wallace_cska16_fa90_xor1 = 0;
|
|
uint8_t u_wallace_cska16_fa90_and1 = 0;
|
|
uint8_t u_wallace_cska16_fa90_or0 = 0;
|
|
uint8_t u_wallace_cska16_fa91_xor0 = 0;
|
|
uint8_t u_wallace_cska16_fa91_and0 = 0;
|
|
uint8_t u_wallace_cska16_fa91_xor1 = 0;
|
|
uint8_t u_wallace_cska16_fa91_and1 = 0;
|
|
uint8_t u_wallace_cska16_fa91_or0 = 0;
|
|
uint8_t u_wallace_cska16_ha4_xor0 = 0;
|
|
uint8_t u_wallace_cska16_ha4_and0 = 0;
|
|
uint8_t u_wallace_cska16_fa92_xor0 = 0;
|
|
uint8_t u_wallace_cska16_fa92_and0 = 0;
|
|
uint8_t u_wallace_cska16_fa92_xor1 = 0;
|
|
uint8_t u_wallace_cska16_fa92_and1 = 0;
|
|
uint8_t u_wallace_cska16_fa92_or0 = 0;
|
|
uint8_t u_wallace_cska16_and_0_8 = 0;
|
|
uint8_t u_wallace_cska16_fa93_xor0 = 0;
|
|
uint8_t u_wallace_cska16_fa93_and0 = 0;
|
|
uint8_t u_wallace_cska16_fa93_xor1 = 0;
|
|
uint8_t u_wallace_cska16_fa93_and1 = 0;
|
|
uint8_t u_wallace_cska16_fa93_or0 = 0;
|
|
uint8_t u_wallace_cska16_and_1_8 = 0;
|
|
uint8_t u_wallace_cska16_and_0_9 = 0;
|
|
uint8_t u_wallace_cska16_fa94_xor0 = 0;
|
|
uint8_t u_wallace_cska16_fa94_and0 = 0;
|
|
uint8_t u_wallace_cska16_fa94_xor1 = 0;
|
|
uint8_t u_wallace_cska16_fa94_and1 = 0;
|
|
uint8_t u_wallace_cska16_fa94_or0 = 0;
|
|
uint8_t u_wallace_cska16_and_2_8 = 0;
|
|
uint8_t u_wallace_cska16_and_1_9 = 0;
|
|
uint8_t u_wallace_cska16_fa95_xor0 = 0;
|
|
uint8_t u_wallace_cska16_fa95_and0 = 0;
|
|
uint8_t u_wallace_cska16_fa95_xor1 = 0;
|
|
uint8_t u_wallace_cska16_fa95_and1 = 0;
|
|
uint8_t u_wallace_cska16_fa95_or0 = 0;
|
|
uint8_t u_wallace_cska16_and_3_8 = 0;
|
|
uint8_t u_wallace_cska16_and_2_9 = 0;
|
|
uint8_t u_wallace_cska16_fa96_xor0 = 0;
|
|
uint8_t u_wallace_cska16_fa96_and0 = 0;
|
|
uint8_t u_wallace_cska16_fa96_xor1 = 0;
|
|
uint8_t u_wallace_cska16_fa96_and1 = 0;
|
|
uint8_t u_wallace_cska16_fa96_or0 = 0;
|
|
uint8_t u_wallace_cska16_and_4_8 = 0;
|
|
uint8_t u_wallace_cska16_and_3_9 = 0;
|
|
uint8_t u_wallace_cska16_fa97_xor0 = 0;
|
|
uint8_t u_wallace_cska16_fa97_and0 = 0;
|
|
uint8_t u_wallace_cska16_fa97_xor1 = 0;
|
|
uint8_t u_wallace_cska16_fa97_and1 = 0;
|
|
uint8_t u_wallace_cska16_fa97_or0 = 0;
|
|
uint8_t u_wallace_cska16_and_5_8 = 0;
|
|
uint8_t u_wallace_cska16_and_4_9 = 0;
|
|
uint8_t u_wallace_cska16_fa98_xor0 = 0;
|
|
uint8_t u_wallace_cska16_fa98_and0 = 0;
|
|
uint8_t u_wallace_cska16_fa98_xor1 = 0;
|
|
uint8_t u_wallace_cska16_fa98_and1 = 0;
|
|
uint8_t u_wallace_cska16_fa98_or0 = 0;
|
|
uint8_t u_wallace_cska16_and_6_8 = 0;
|
|
uint8_t u_wallace_cska16_and_5_9 = 0;
|
|
uint8_t u_wallace_cska16_fa99_xor0 = 0;
|
|
uint8_t u_wallace_cska16_fa99_and0 = 0;
|
|
uint8_t u_wallace_cska16_fa99_xor1 = 0;
|
|
uint8_t u_wallace_cska16_fa99_and1 = 0;
|
|
uint8_t u_wallace_cska16_fa99_or0 = 0;
|
|
uint8_t u_wallace_cska16_and_7_8 = 0;
|
|
uint8_t u_wallace_cska16_and_6_9 = 0;
|
|
uint8_t u_wallace_cska16_fa100_xor0 = 0;
|
|
uint8_t u_wallace_cska16_fa100_and0 = 0;
|
|
uint8_t u_wallace_cska16_fa100_xor1 = 0;
|
|
uint8_t u_wallace_cska16_fa100_and1 = 0;
|
|
uint8_t u_wallace_cska16_fa100_or0 = 0;
|
|
uint8_t u_wallace_cska16_and_7_9 = 0;
|
|
uint8_t u_wallace_cska16_and_6_10 = 0;
|
|
uint8_t u_wallace_cska16_fa101_xor0 = 0;
|
|
uint8_t u_wallace_cska16_fa101_and0 = 0;
|
|
uint8_t u_wallace_cska16_fa101_xor1 = 0;
|
|
uint8_t u_wallace_cska16_fa101_and1 = 0;
|
|
uint8_t u_wallace_cska16_fa101_or0 = 0;
|
|
uint8_t u_wallace_cska16_and_7_10 = 0;
|
|
uint8_t u_wallace_cska16_and_6_11 = 0;
|
|
uint8_t u_wallace_cska16_fa102_xor0 = 0;
|
|
uint8_t u_wallace_cska16_fa102_and0 = 0;
|
|
uint8_t u_wallace_cska16_fa102_xor1 = 0;
|
|
uint8_t u_wallace_cska16_fa102_and1 = 0;
|
|
uint8_t u_wallace_cska16_fa102_or0 = 0;
|
|
uint8_t u_wallace_cska16_and_7_11 = 0;
|
|
uint8_t u_wallace_cska16_and_6_12 = 0;
|
|
uint8_t u_wallace_cska16_fa103_xor0 = 0;
|
|
uint8_t u_wallace_cska16_fa103_and0 = 0;
|
|
uint8_t u_wallace_cska16_fa103_xor1 = 0;
|
|
uint8_t u_wallace_cska16_fa103_and1 = 0;
|
|
uint8_t u_wallace_cska16_fa103_or0 = 0;
|
|
uint8_t u_wallace_cska16_and_7_12 = 0;
|
|
uint8_t u_wallace_cska16_and_6_13 = 0;
|
|
uint8_t u_wallace_cska16_fa104_xor0 = 0;
|
|
uint8_t u_wallace_cska16_fa104_and0 = 0;
|
|
uint8_t u_wallace_cska16_fa104_xor1 = 0;
|
|
uint8_t u_wallace_cska16_fa104_and1 = 0;
|
|
uint8_t u_wallace_cska16_fa104_or0 = 0;
|
|
uint8_t u_wallace_cska16_and_7_13 = 0;
|
|
uint8_t u_wallace_cska16_and_6_14 = 0;
|
|
uint8_t u_wallace_cska16_fa105_xor0 = 0;
|
|
uint8_t u_wallace_cska16_fa105_and0 = 0;
|
|
uint8_t u_wallace_cska16_fa105_xor1 = 0;
|
|
uint8_t u_wallace_cska16_fa105_and1 = 0;
|
|
uint8_t u_wallace_cska16_fa105_or0 = 0;
|
|
uint8_t u_wallace_cska16_and_7_14 = 0;
|
|
uint8_t u_wallace_cska16_and_6_15 = 0;
|
|
uint8_t u_wallace_cska16_fa106_xor0 = 0;
|
|
uint8_t u_wallace_cska16_fa106_and0 = 0;
|
|
uint8_t u_wallace_cska16_fa106_xor1 = 0;
|
|
uint8_t u_wallace_cska16_fa106_and1 = 0;
|
|
uint8_t u_wallace_cska16_fa106_or0 = 0;
|
|
uint8_t u_wallace_cska16_and_7_15 = 0;
|
|
uint8_t u_wallace_cska16_fa107_xor0 = 0;
|
|
uint8_t u_wallace_cska16_fa107_and0 = 0;
|
|
uint8_t u_wallace_cska16_fa107_xor1 = 0;
|
|
uint8_t u_wallace_cska16_fa107_and1 = 0;
|
|
uint8_t u_wallace_cska16_fa107_or0 = 0;
|
|
uint8_t u_wallace_cska16_fa108_xor0 = 0;
|
|
uint8_t u_wallace_cska16_fa108_and0 = 0;
|
|
uint8_t u_wallace_cska16_fa108_xor1 = 0;
|
|
uint8_t u_wallace_cska16_fa108_and1 = 0;
|
|
uint8_t u_wallace_cska16_fa108_or0 = 0;
|
|
uint8_t u_wallace_cska16_fa109_xor0 = 0;
|
|
uint8_t u_wallace_cska16_fa109_and0 = 0;
|
|
uint8_t u_wallace_cska16_fa109_xor1 = 0;
|
|
uint8_t u_wallace_cska16_fa109_and1 = 0;
|
|
uint8_t u_wallace_cska16_fa109_or0 = 0;
|
|
uint8_t u_wallace_cska16_ha5_xor0 = 0;
|
|
uint8_t u_wallace_cska16_ha5_and0 = 0;
|
|
uint8_t u_wallace_cska16_fa110_xor0 = 0;
|
|
uint8_t u_wallace_cska16_fa110_and0 = 0;
|
|
uint8_t u_wallace_cska16_fa110_xor1 = 0;
|
|
uint8_t u_wallace_cska16_fa110_and1 = 0;
|
|
uint8_t u_wallace_cska16_fa110_or0 = 0;
|
|
uint8_t u_wallace_cska16_fa111_xor0 = 0;
|
|
uint8_t u_wallace_cska16_fa111_and0 = 0;
|
|
uint8_t u_wallace_cska16_fa111_xor1 = 0;
|
|
uint8_t u_wallace_cska16_fa111_and1 = 0;
|
|
uint8_t u_wallace_cska16_fa111_or0 = 0;
|
|
uint8_t u_wallace_cska16_and_0_10 = 0;
|
|
uint8_t u_wallace_cska16_fa112_xor0 = 0;
|
|
uint8_t u_wallace_cska16_fa112_and0 = 0;
|
|
uint8_t u_wallace_cska16_fa112_xor1 = 0;
|
|
uint8_t u_wallace_cska16_fa112_and1 = 0;
|
|
uint8_t u_wallace_cska16_fa112_or0 = 0;
|
|
uint8_t u_wallace_cska16_and_1_10 = 0;
|
|
uint8_t u_wallace_cska16_and_0_11 = 0;
|
|
uint8_t u_wallace_cska16_fa113_xor0 = 0;
|
|
uint8_t u_wallace_cska16_fa113_and0 = 0;
|
|
uint8_t u_wallace_cska16_fa113_xor1 = 0;
|
|
uint8_t u_wallace_cska16_fa113_and1 = 0;
|
|
uint8_t u_wallace_cska16_fa113_or0 = 0;
|
|
uint8_t u_wallace_cska16_and_2_10 = 0;
|
|
uint8_t u_wallace_cska16_and_1_11 = 0;
|
|
uint8_t u_wallace_cska16_fa114_xor0 = 0;
|
|
uint8_t u_wallace_cska16_fa114_and0 = 0;
|
|
uint8_t u_wallace_cska16_fa114_xor1 = 0;
|
|
uint8_t u_wallace_cska16_fa114_and1 = 0;
|
|
uint8_t u_wallace_cska16_fa114_or0 = 0;
|
|
uint8_t u_wallace_cska16_and_3_10 = 0;
|
|
uint8_t u_wallace_cska16_and_2_11 = 0;
|
|
uint8_t u_wallace_cska16_fa115_xor0 = 0;
|
|
uint8_t u_wallace_cska16_fa115_and0 = 0;
|
|
uint8_t u_wallace_cska16_fa115_xor1 = 0;
|
|
uint8_t u_wallace_cska16_fa115_and1 = 0;
|
|
uint8_t u_wallace_cska16_fa115_or0 = 0;
|
|
uint8_t u_wallace_cska16_and_4_10 = 0;
|
|
uint8_t u_wallace_cska16_and_3_11 = 0;
|
|
uint8_t u_wallace_cska16_fa116_xor0 = 0;
|
|
uint8_t u_wallace_cska16_fa116_and0 = 0;
|
|
uint8_t u_wallace_cska16_fa116_xor1 = 0;
|
|
uint8_t u_wallace_cska16_fa116_and1 = 0;
|
|
uint8_t u_wallace_cska16_fa116_or0 = 0;
|
|
uint8_t u_wallace_cska16_and_5_10 = 0;
|
|
uint8_t u_wallace_cska16_and_4_11 = 0;
|
|
uint8_t u_wallace_cska16_fa117_xor0 = 0;
|
|
uint8_t u_wallace_cska16_fa117_and0 = 0;
|
|
uint8_t u_wallace_cska16_fa117_xor1 = 0;
|
|
uint8_t u_wallace_cska16_fa117_and1 = 0;
|
|
uint8_t u_wallace_cska16_fa117_or0 = 0;
|
|
uint8_t u_wallace_cska16_and_5_11 = 0;
|
|
uint8_t u_wallace_cska16_and_4_12 = 0;
|
|
uint8_t u_wallace_cska16_fa118_xor0 = 0;
|
|
uint8_t u_wallace_cska16_fa118_and0 = 0;
|
|
uint8_t u_wallace_cska16_fa118_xor1 = 0;
|
|
uint8_t u_wallace_cska16_fa118_and1 = 0;
|
|
uint8_t u_wallace_cska16_fa118_or0 = 0;
|
|
uint8_t u_wallace_cska16_and_5_12 = 0;
|
|
uint8_t u_wallace_cska16_and_4_13 = 0;
|
|
uint8_t u_wallace_cska16_fa119_xor0 = 0;
|
|
uint8_t u_wallace_cska16_fa119_and0 = 0;
|
|
uint8_t u_wallace_cska16_fa119_xor1 = 0;
|
|
uint8_t u_wallace_cska16_fa119_and1 = 0;
|
|
uint8_t u_wallace_cska16_fa119_or0 = 0;
|
|
uint8_t u_wallace_cska16_and_5_13 = 0;
|
|
uint8_t u_wallace_cska16_and_4_14 = 0;
|
|
uint8_t u_wallace_cska16_fa120_xor0 = 0;
|
|
uint8_t u_wallace_cska16_fa120_and0 = 0;
|
|
uint8_t u_wallace_cska16_fa120_xor1 = 0;
|
|
uint8_t u_wallace_cska16_fa120_and1 = 0;
|
|
uint8_t u_wallace_cska16_fa120_or0 = 0;
|
|
uint8_t u_wallace_cska16_and_5_14 = 0;
|
|
uint8_t u_wallace_cska16_and_4_15 = 0;
|
|
uint8_t u_wallace_cska16_fa121_xor0 = 0;
|
|
uint8_t u_wallace_cska16_fa121_and0 = 0;
|
|
uint8_t u_wallace_cska16_fa121_xor1 = 0;
|
|
uint8_t u_wallace_cska16_fa121_and1 = 0;
|
|
uint8_t u_wallace_cska16_fa121_or0 = 0;
|
|
uint8_t u_wallace_cska16_and_5_15 = 0;
|
|
uint8_t u_wallace_cska16_fa122_xor0 = 0;
|
|
uint8_t u_wallace_cska16_fa122_and0 = 0;
|
|
uint8_t u_wallace_cska16_fa122_xor1 = 0;
|
|
uint8_t u_wallace_cska16_fa122_and1 = 0;
|
|
uint8_t u_wallace_cska16_fa122_or0 = 0;
|
|
uint8_t u_wallace_cska16_fa123_xor0 = 0;
|
|
uint8_t u_wallace_cska16_fa123_and0 = 0;
|
|
uint8_t u_wallace_cska16_fa123_xor1 = 0;
|
|
uint8_t u_wallace_cska16_fa123_and1 = 0;
|
|
uint8_t u_wallace_cska16_fa123_or0 = 0;
|
|
uint8_t u_wallace_cska16_fa124_xor0 = 0;
|
|
uint8_t u_wallace_cska16_fa124_and0 = 0;
|
|
uint8_t u_wallace_cska16_fa124_xor1 = 0;
|
|
uint8_t u_wallace_cska16_fa124_and1 = 0;
|
|
uint8_t u_wallace_cska16_fa124_or0 = 0;
|
|
uint8_t u_wallace_cska16_fa125_xor0 = 0;
|
|
uint8_t u_wallace_cska16_fa125_and0 = 0;
|
|
uint8_t u_wallace_cska16_fa125_xor1 = 0;
|
|
uint8_t u_wallace_cska16_fa125_and1 = 0;
|
|
uint8_t u_wallace_cska16_fa125_or0 = 0;
|
|
uint8_t u_wallace_cska16_ha6_xor0 = 0;
|
|
uint8_t u_wallace_cska16_ha6_and0 = 0;
|
|
uint8_t u_wallace_cska16_fa126_xor0 = 0;
|
|
uint8_t u_wallace_cska16_fa126_and0 = 0;
|
|
uint8_t u_wallace_cska16_fa126_xor1 = 0;
|
|
uint8_t u_wallace_cska16_fa126_and1 = 0;
|
|
uint8_t u_wallace_cska16_fa126_or0 = 0;
|
|
uint8_t u_wallace_cska16_fa127_xor0 = 0;
|
|
uint8_t u_wallace_cska16_fa127_and0 = 0;
|
|
uint8_t u_wallace_cska16_fa127_xor1 = 0;
|
|
uint8_t u_wallace_cska16_fa127_and1 = 0;
|
|
uint8_t u_wallace_cska16_fa127_or0 = 0;
|
|
uint8_t u_wallace_cska16_fa128_xor0 = 0;
|
|
uint8_t u_wallace_cska16_fa128_and0 = 0;
|
|
uint8_t u_wallace_cska16_fa128_xor1 = 0;
|
|
uint8_t u_wallace_cska16_fa128_and1 = 0;
|
|
uint8_t u_wallace_cska16_fa128_or0 = 0;
|
|
uint8_t u_wallace_cska16_and_0_12 = 0;
|
|
uint8_t u_wallace_cska16_fa129_xor0 = 0;
|
|
uint8_t u_wallace_cska16_fa129_and0 = 0;
|
|
uint8_t u_wallace_cska16_fa129_xor1 = 0;
|
|
uint8_t u_wallace_cska16_fa129_and1 = 0;
|
|
uint8_t u_wallace_cska16_fa129_or0 = 0;
|
|
uint8_t u_wallace_cska16_and_1_12 = 0;
|
|
uint8_t u_wallace_cska16_and_0_13 = 0;
|
|
uint8_t u_wallace_cska16_fa130_xor0 = 0;
|
|
uint8_t u_wallace_cska16_fa130_and0 = 0;
|
|
uint8_t u_wallace_cska16_fa130_xor1 = 0;
|
|
uint8_t u_wallace_cska16_fa130_and1 = 0;
|
|
uint8_t u_wallace_cska16_fa130_or0 = 0;
|
|
uint8_t u_wallace_cska16_and_2_12 = 0;
|
|
uint8_t u_wallace_cska16_and_1_13 = 0;
|
|
uint8_t u_wallace_cska16_fa131_xor0 = 0;
|
|
uint8_t u_wallace_cska16_fa131_and0 = 0;
|
|
uint8_t u_wallace_cska16_fa131_xor1 = 0;
|
|
uint8_t u_wallace_cska16_fa131_and1 = 0;
|
|
uint8_t u_wallace_cska16_fa131_or0 = 0;
|
|
uint8_t u_wallace_cska16_and_3_12 = 0;
|
|
uint8_t u_wallace_cska16_and_2_13 = 0;
|
|
uint8_t u_wallace_cska16_fa132_xor0 = 0;
|
|
uint8_t u_wallace_cska16_fa132_and0 = 0;
|
|
uint8_t u_wallace_cska16_fa132_xor1 = 0;
|
|
uint8_t u_wallace_cska16_fa132_and1 = 0;
|
|
uint8_t u_wallace_cska16_fa132_or0 = 0;
|
|
uint8_t u_wallace_cska16_and_3_13 = 0;
|
|
uint8_t u_wallace_cska16_and_2_14 = 0;
|
|
uint8_t u_wallace_cska16_fa133_xor0 = 0;
|
|
uint8_t u_wallace_cska16_fa133_and0 = 0;
|
|
uint8_t u_wallace_cska16_fa133_xor1 = 0;
|
|
uint8_t u_wallace_cska16_fa133_and1 = 0;
|
|
uint8_t u_wallace_cska16_fa133_or0 = 0;
|
|
uint8_t u_wallace_cska16_and_3_14 = 0;
|
|
uint8_t u_wallace_cska16_and_2_15 = 0;
|
|
uint8_t u_wallace_cska16_fa134_xor0 = 0;
|
|
uint8_t u_wallace_cska16_fa134_and0 = 0;
|
|
uint8_t u_wallace_cska16_fa134_xor1 = 0;
|
|
uint8_t u_wallace_cska16_fa134_and1 = 0;
|
|
uint8_t u_wallace_cska16_fa134_or0 = 0;
|
|
uint8_t u_wallace_cska16_and_3_15 = 0;
|
|
uint8_t u_wallace_cska16_fa135_xor0 = 0;
|
|
uint8_t u_wallace_cska16_fa135_and0 = 0;
|
|
uint8_t u_wallace_cska16_fa135_xor1 = 0;
|
|
uint8_t u_wallace_cska16_fa135_and1 = 0;
|
|
uint8_t u_wallace_cska16_fa135_or0 = 0;
|
|
uint8_t u_wallace_cska16_fa136_xor0 = 0;
|
|
uint8_t u_wallace_cska16_fa136_and0 = 0;
|
|
uint8_t u_wallace_cska16_fa136_xor1 = 0;
|
|
uint8_t u_wallace_cska16_fa136_and1 = 0;
|
|
uint8_t u_wallace_cska16_fa136_or0 = 0;
|
|
uint8_t u_wallace_cska16_fa137_xor0 = 0;
|
|
uint8_t u_wallace_cska16_fa137_and0 = 0;
|
|
uint8_t u_wallace_cska16_fa137_xor1 = 0;
|
|
uint8_t u_wallace_cska16_fa137_and1 = 0;
|
|
uint8_t u_wallace_cska16_fa137_or0 = 0;
|
|
uint8_t u_wallace_cska16_fa138_xor0 = 0;
|
|
uint8_t u_wallace_cska16_fa138_and0 = 0;
|
|
uint8_t u_wallace_cska16_fa138_xor1 = 0;
|
|
uint8_t u_wallace_cska16_fa138_and1 = 0;
|
|
uint8_t u_wallace_cska16_fa138_or0 = 0;
|
|
uint8_t u_wallace_cska16_fa139_xor0 = 0;
|
|
uint8_t u_wallace_cska16_fa139_and0 = 0;
|
|
uint8_t u_wallace_cska16_fa139_xor1 = 0;
|
|
uint8_t u_wallace_cska16_fa139_and1 = 0;
|
|
uint8_t u_wallace_cska16_fa139_or0 = 0;
|
|
uint8_t u_wallace_cska16_ha7_xor0 = 0;
|
|
uint8_t u_wallace_cska16_ha7_and0 = 0;
|
|
uint8_t u_wallace_cska16_fa140_xor0 = 0;
|
|
uint8_t u_wallace_cska16_fa140_and0 = 0;
|
|
uint8_t u_wallace_cska16_fa140_xor1 = 0;
|
|
uint8_t u_wallace_cska16_fa140_and1 = 0;
|
|
uint8_t u_wallace_cska16_fa140_or0 = 0;
|
|
uint8_t u_wallace_cska16_fa141_xor0 = 0;
|
|
uint8_t u_wallace_cska16_fa141_and0 = 0;
|
|
uint8_t u_wallace_cska16_fa141_xor1 = 0;
|
|
uint8_t u_wallace_cska16_fa141_and1 = 0;
|
|
uint8_t u_wallace_cska16_fa141_or0 = 0;
|
|
uint8_t u_wallace_cska16_fa142_xor0 = 0;
|
|
uint8_t u_wallace_cska16_fa142_and0 = 0;
|
|
uint8_t u_wallace_cska16_fa142_xor1 = 0;
|
|
uint8_t u_wallace_cska16_fa142_and1 = 0;
|
|
uint8_t u_wallace_cska16_fa142_or0 = 0;
|
|
uint8_t u_wallace_cska16_fa143_xor0 = 0;
|
|
uint8_t u_wallace_cska16_fa143_and0 = 0;
|
|
uint8_t u_wallace_cska16_fa143_xor1 = 0;
|
|
uint8_t u_wallace_cska16_fa143_and1 = 0;
|
|
uint8_t u_wallace_cska16_fa143_or0 = 0;
|
|
uint8_t u_wallace_cska16_and_0_14 = 0;
|
|
uint8_t u_wallace_cska16_fa144_xor0 = 0;
|
|
uint8_t u_wallace_cska16_fa144_and0 = 0;
|
|
uint8_t u_wallace_cska16_fa144_xor1 = 0;
|
|
uint8_t u_wallace_cska16_fa144_and1 = 0;
|
|
uint8_t u_wallace_cska16_fa144_or0 = 0;
|
|
uint8_t u_wallace_cska16_and_1_14 = 0;
|
|
uint8_t u_wallace_cska16_and_0_15 = 0;
|
|
uint8_t u_wallace_cska16_fa145_xor0 = 0;
|
|
uint8_t u_wallace_cska16_fa145_and0 = 0;
|
|
uint8_t u_wallace_cska16_fa145_xor1 = 0;
|
|
uint8_t u_wallace_cska16_fa145_and1 = 0;
|
|
uint8_t u_wallace_cska16_fa145_or0 = 0;
|
|
uint8_t u_wallace_cska16_and_1_15 = 0;
|
|
uint8_t u_wallace_cska16_fa146_xor0 = 0;
|
|
uint8_t u_wallace_cska16_fa146_and0 = 0;
|
|
uint8_t u_wallace_cska16_fa146_xor1 = 0;
|
|
uint8_t u_wallace_cska16_fa146_and1 = 0;
|
|
uint8_t u_wallace_cska16_fa146_or0 = 0;
|
|
uint8_t u_wallace_cska16_fa147_xor0 = 0;
|
|
uint8_t u_wallace_cska16_fa147_and0 = 0;
|
|
uint8_t u_wallace_cska16_fa147_xor1 = 0;
|
|
uint8_t u_wallace_cska16_fa147_and1 = 0;
|
|
uint8_t u_wallace_cska16_fa147_or0 = 0;
|
|
uint8_t u_wallace_cska16_fa148_xor0 = 0;
|
|
uint8_t u_wallace_cska16_fa148_and0 = 0;
|
|
uint8_t u_wallace_cska16_fa148_xor1 = 0;
|
|
uint8_t u_wallace_cska16_fa148_and1 = 0;
|
|
uint8_t u_wallace_cska16_fa148_or0 = 0;
|
|
uint8_t u_wallace_cska16_fa149_xor0 = 0;
|
|
uint8_t u_wallace_cska16_fa149_and0 = 0;
|
|
uint8_t u_wallace_cska16_fa149_xor1 = 0;
|
|
uint8_t u_wallace_cska16_fa149_and1 = 0;
|
|
uint8_t u_wallace_cska16_fa149_or0 = 0;
|
|
uint8_t u_wallace_cska16_fa150_xor0 = 0;
|
|
uint8_t u_wallace_cska16_fa150_and0 = 0;
|
|
uint8_t u_wallace_cska16_fa150_xor1 = 0;
|
|
uint8_t u_wallace_cska16_fa150_and1 = 0;
|
|
uint8_t u_wallace_cska16_fa150_or0 = 0;
|
|
uint8_t u_wallace_cska16_fa151_xor0 = 0;
|
|
uint8_t u_wallace_cska16_fa151_and0 = 0;
|
|
uint8_t u_wallace_cska16_fa151_xor1 = 0;
|
|
uint8_t u_wallace_cska16_fa151_and1 = 0;
|
|
uint8_t u_wallace_cska16_fa151_or0 = 0;
|
|
uint8_t u_wallace_cska16_ha8_xor0 = 0;
|
|
uint8_t u_wallace_cska16_ha8_and0 = 0;
|
|
uint8_t u_wallace_cska16_fa152_xor0 = 0;
|
|
uint8_t u_wallace_cska16_fa152_and0 = 0;
|
|
uint8_t u_wallace_cska16_fa152_xor1 = 0;
|
|
uint8_t u_wallace_cska16_fa152_and1 = 0;
|
|
uint8_t u_wallace_cska16_fa152_or0 = 0;
|
|
uint8_t u_wallace_cska16_fa153_xor0 = 0;
|
|
uint8_t u_wallace_cska16_fa153_and0 = 0;
|
|
uint8_t u_wallace_cska16_fa153_xor1 = 0;
|
|
uint8_t u_wallace_cska16_fa153_and1 = 0;
|
|
uint8_t u_wallace_cska16_fa153_or0 = 0;
|
|
uint8_t u_wallace_cska16_fa154_xor0 = 0;
|
|
uint8_t u_wallace_cska16_fa154_and0 = 0;
|
|
uint8_t u_wallace_cska16_fa154_xor1 = 0;
|
|
uint8_t u_wallace_cska16_fa154_and1 = 0;
|
|
uint8_t u_wallace_cska16_fa154_or0 = 0;
|
|
uint8_t u_wallace_cska16_fa155_xor0 = 0;
|
|
uint8_t u_wallace_cska16_fa155_and0 = 0;
|
|
uint8_t u_wallace_cska16_fa155_xor1 = 0;
|
|
uint8_t u_wallace_cska16_fa155_and1 = 0;
|
|
uint8_t u_wallace_cska16_fa155_or0 = 0;
|
|
uint8_t u_wallace_cska16_fa156_xor0 = 0;
|
|
uint8_t u_wallace_cska16_fa156_and0 = 0;
|
|
uint8_t u_wallace_cska16_fa156_xor1 = 0;
|
|
uint8_t u_wallace_cska16_fa156_and1 = 0;
|
|
uint8_t u_wallace_cska16_fa156_or0 = 0;
|
|
uint8_t u_wallace_cska16_fa157_xor0 = 0;
|
|
uint8_t u_wallace_cska16_fa157_and0 = 0;
|
|
uint8_t u_wallace_cska16_fa157_xor1 = 0;
|
|
uint8_t u_wallace_cska16_fa157_and1 = 0;
|
|
uint8_t u_wallace_cska16_fa157_or0 = 0;
|
|
uint8_t u_wallace_cska16_fa158_xor0 = 0;
|
|
uint8_t u_wallace_cska16_fa158_and0 = 0;
|
|
uint8_t u_wallace_cska16_fa158_xor1 = 0;
|
|
uint8_t u_wallace_cska16_fa158_and1 = 0;
|
|
uint8_t u_wallace_cska16_fa158_or0 = 0;
|
|
uint8_t u_wallace_cska16_fa159_xor0 = 0;
|
|
uint8_t u_wallace_cska16_fa159_and0 = 0;
|
|
uint8_t u_wallace_cska16_fa159_xor1 = 0;
|
|
uint8_t u_wallace_cska16_fa159_and1 = 0;
|
|
uint8_t u_wallace_cska16_fa159_or0 = 0;
|
|
uint8_t u_wallace_cska16_fa160_xor0 = 0;
|
|
uint8_t u_wallace_cska16_fa160_and0 = 0;
|
|
uint8_t u_wallace_cska16_fa160_xor1 = 0;
|
|
uint8_t u_wallace_cska16_fa160_and1 = 0;
|
|
uint8_t u_wallace_cska16_fa160_or0 = 0;
|
|
uint8_t u_wallace_cska16_fa161_xor0 = 0;
|
|
uint8_t u_wallace_cska16_fa161_and0 = 0;
|
|
uint8_t u_wallace_cska16_fa161_xor1 = 0;
|
|
uint8_t u_wallace_cska16_fa161_and1 = 0;
|
|
uint8_t u_wallace_cska16_fa161_or0 = 0;
|
|
uint8_t u_wallace_cska16_ha9_xor0 = 0;
|
|
uint8_t u_wallace_cska16_ha9_and0 = 0;
|
|
uint8_t u_wallace_cska16_fa162_xor0 = 0;
|
|
uint8_t u_wallace_cska16_fa162_and0 = 0;
|
|
uint8_t u_wallace_cska16_fa162_xor1 = 0;
|
|
uint8_t u_wallace_cska16_fa162_and1 = 0;
|
|
uint8_t u_wallace_cska16_fa162_or0 = 0;
|
|
uint8_t u_wallace_cska16_fa163_xor0 = 0;
|
|
uint8_t u_wallace_cska16_fa163_and0 = 0;
|
|
uint8_t u_wallace_cska16_fa163_xor1 = 0;
|
|
uint8_t u_wallace_cska16_fa163_and1 = 0;
|
|
uint8_t u_wallace_cska16_fa163_or0 = 0;
|
|
uint8_t u_wallace_cska16_fa164_xor0 = 0;
|
|
uint8_t u_wallace_cska16_fa164_and0 = 0;
|
|
uint8_t u_wallace_cska16_fa164_xor1 = 0;
|
|
uint8_t u_wallace_cska16_fa164_and1 = 0;
|
|
uint8_t u_wallace_cska16_fa164_or0 = 0;
|
|
uint8_t u_wallace_cska16_fa165_xor0 = 0;
|
|
uint8_t u_wallace_cska16_fa165_and0 = 0;
|
|
uint8_t u_wallace_cska16_fa165_xor1 = 0;
|
|
uint8_t u_wallace_cska16_fa165_and1 = 0;
|
|
uint8_t u_wallace_cska16_fa165_or0 = 0;
|
|
uint8_t u_wallace_cska16_fa166_xor0 = 0;
|
|
uint8_t u_wallace_cska16_fa166_and0 = 0;
|
|
uint8_t u_wallace_cska16_fa166_xor1 = 0;
|
|
uint8_t u_wallace_cska16_fa166_and1 = 0;
|
|
uint8_t u_wallace_cska16_fa166_or0 = 0;
|
|
uint8_t u_wallace_cska16_fa167_xor0 = 0;
|
|
uint8_t u_wallace_cska16_fa167_and0 = 0;
|
|
uint8_t u_wallace_cska16_fa167_xor1 = 0;
|
|
uint8_t u_wallace_cska16_fa167_and1 = 0;
|
|
uint8_t u_wallace_cska16_fa167_or0 = 0;
|
|
uint8_t u_wallace_cska16_fa168_xor0 = 0;
|
|
uint8_t u_wallace_cska16_fa168_and0 = 0;
|
|
uint8_t u_wallace_cska16_fa168_xor1 = 0;
|
|
uint8_t u_wallace_cska16_fa168_and1 = 0;
|
|
uint8_t u_wallace_cska16_fa168_or0 = 0;
|
|
uint8_t u_wallace_cska16_fa169_xor0 = 0;
|
|
uint8_t u_wallace_cska16_fa169_and0 = 0;
|
|
uint8_t u_wallace_cska16_fa169_xor1 = 0;
|
|
uint8_t u_wallace_cska16_fa169_and1 = 0;
|
|
uint8_t u_wallace_cska16_fa169_or0 = 0;
|
|
uint8_t u_wallace_cska16_ha10_xor0 = 0;
|
|
uint8_t u_wallace_cska16_ha10_and0 = 0;
|
|
uint8_t u_wallace_cska16_fa170_xor0 = 0;
|
|
uint8_t u_wallace_cska16_fa170_and0 = 0;
|
|
uint8_t u_wallace_cska16_fa170_xor1 = 0;
|
|
uint8_t u_wallace_cska16_fa170_and1 = 0;
|
|
uint8_t u_wallace_cska16_fa170_or0 = 0;
|
|
uint8_t u_wallace_cska16_fa171_xor0 = 0;
|
|
uint8_t u_wallace_cska16_fa171_and0 = 0;
|
|
uint8_t u_wallace_cska16_fa171_xor1 = 0;
|
|
uint8_t u_wallace_cska16_fa171_and1 = 0;
|
|
uint8_t u_wallace_cska16_fa171_or0 = 0;
|
|
uint8_t u_wallace_cska16_fa172_xor0 = 0;
|
|
uint8_t u_wallace_cska16_fa172_and0 = 0;
|
|
uint8_t u_wallace_cska16_fa172_xor1 = 0;
|
|
uint8_t u_wallace_cska16_fa172_and1 = 0;
|
|
uint8_t u_wallace_cska16_fa172_or0 = 0;
|
|
uint8_t u_wallace_cska16_fa173_xor0 = 0;
|
|
uint8_t u_wallace_cska16_fa173_and0 = 0;
|
|
uint8_t u_wallace_cska16_fa173_xor1 = 0;
|
|
uint8_t u_wallace_cska16_fa173_and1 = 0;
|
|
uint8_t u_wallace_cska16_fa173_or0 = 0;
|
|
uint8_t u_wallace_cska16_fa174_xor0 = 0;
|
|
uint8_t u_wallace_cska16_fa174_and0 = 0;
|
|
uint8_t u_wallace_cska16_fa174_xor1 = 0;
|
|
uint8_t u_wallace_cska16_fa174_and1 = 0;
|
|
uint8_t u_wallace_cska16_fa174_or0 = 0;
|
|
uint8_t u_wallace_cska16_fa175_xor0 = 0;
|
|
uint8_t u_wallace_cska16_fa175_and0 = 0;
|
|
uint8_t u_wallace_cska16_fa175_xor1 = 0;
|
|
uint8_t u_wallace_cska16_fa175_and1 = 0;
|
|
uint8_t u_wallace_cska16_fa175_or0 = 0;
|
|
uint8_t u_wallace_cska16_ha11_xor0 = 0;
|
|
uint8_t u_wallace_cska16_ha11_and0 = 0;
|
|
uint8_t u_wallace_cska16_fa176_xor0 = 0;
|
|
uint8_t u_wallace_cska16_fa176_and0 = 0;
|
|
uint8_t u_wallace_cska16_fa176_xor1 = 0;
|
|
uint8_t u_wallace_cska16_fa176_and1 = 0;
|
|
uint8_t u_wallace_cska16_fa176_or0 = 0;
|
|
uint8_t u_wallace_cska16_fa177_xor0 = 0;
|
|
uint8_t u_wallace_cska16_fa177_and0 = 0;
|
|
uint8_t u_wallace_cska16_fa177_xor1 = 0;
|
|
uint8_t u_wallace_cska16_fa177_and1 = 0;
|
|
uint8_t u_wallace_cska16_fa177_or0 = 0;
|
|
uint8_t u_wallace_cska16_fa178_xor0 = 0;
|
|
uint8_t u_wallace_cska16_fa178_and0 = 0;
|
|
uint8_t u_wallace_cska16_fa178_xor1 = 0;
|
|
uint8_t u_wallace_cska16_fa178_and1 = 0;
|
|
uint8_t u_wallace_cska16_fa178_or0 = 0;
|
|
uint8_t u_wallace_cska16_fa179_xor0 = 0;
|
|
uint8_t u_wallace_cska16_fa179_and0 = 0;
|
|
uint8_t u_wallace_cska16_fa179_xor1 = 0;
|
|
uint8_t u_wallace_cska16_fa179_and1 = 0;
|
|
uint8_t u_wallace_cska16_fa179_or0 = 0;
|
|
uint8_t u_wallace_cska16_ha12_xor0 = 0;
|
|
uint8_t u_wallace_cska16_ha12_and0 = 0;
|
|
uint8_t u_wallace_cska16_fa180_xor0 = 0;
|
|
uint8_t u_wallace_cska16_fa180_and0 = 0;
|
|
uint8_t u_wallace_cska16_fa180_xor1 = 0;
|
|
uint8_t u_wallace_cska16_fa180_and1 = 0;
|
|
uint8_t u_wallace_cska16_fa180_or0 = 0;
|
|
uint8_t u_wallace_cska16_fa181_xor0 = 0;
|
|
uint8_t u_wallace_cska16_fa181_and0 = 0;
|
|
uint8_t u_wallace_cska16_fa181_xor1 = 0;
|
|
uint8_t u_wallace_cska16_fa181_and1 = 0;
|
|
uint8_t u_wallace_cska16_fa181_or0 = 0;
|
|
uint8_t u_wallace_cska16_ha13_xor0 = 0;
|
|
uint8_t u_wallace_cska16_ha13_and0 = 0;
|
|
uint8_t u_wallace_cska16_ha14_xor0 = 0;
|
|
uint8_t u_wallace_cska16_ha14_and0 = 0;
|
|
uint8_t u_wallace_cska16_fa182_xor0 = 0;
|
|
uint8_t u_wallace_cska16_fa182_and0 = 0;
|
|
uint8_t u_wallace_cska16_fa182_xor1 = 0;
|
|
uint8_t u_wallace_cska16_fa182_and1 = 0;
|
|
uint8_t u_wallace_cska16_fa182_or0 = 0;
|
|
uint8_t u_wallace_cska16_fa183_xor0 = 0;
|
|
uint8_t u_wallace_cska16_fa183_and0 = 0;
|
|
uint8_t u_wallace_cska16_fa183_xor1 = 0;
|
|
uint8_t u_wallace_cska16_fa183_and1 = 0;
|
|
uint8_t u_wallace_cska16_fa183_or0 = 0;
|
|
uint8_t u_wallace_cska16_fa184_xor0 = 0;
|
|
uint8_t u_wallace_cska16_fa184_and0 = 0;
|
|
uint8_t u_wallace_cska16_fa184_xor1 = 0;
|
|
uint8_t u_wallace_cska16_fa184_and1 = 0;
|
|
uint8_t u_wallace_cska16_fa184_or0 = 0;
|
|
uint8_t u_wallace_cska16_fa185_xor0 = 0;
|
|
uint8_t u_wallace_cska16_fa185_and0 = 0;
|
|
uint8_t u_wallace_cska16_fa185_xor1 = 0;
|
|
uint8_t u_wallace_cska16_fa185_and1 = 0;
|
|
uint8_t u_wallace_cska16_fa185_or0 = 0;
|
|
uint8_t u_wallace_cska16_fa186_xor0 = 0;
|
|
uint8_t u_wallace_cska16_fa186_and0 = 0;
|
|
uint8_t u_wallace_cska16_fa186_xor1 = 0;
|
|
uint8_t u_wallace_cska16_fa186_and1 = 0;
|
|
uint8_t u_wallace_cska16_fa186_or0 = 0;
|
|
uint8_t u_wallace_cska16_fa187_xor0 = 0;
|
|
uint8_t u_wallace_cska16_fa187_and0 = 0;
|
|
uint8_t u_wallace_cska16_fa187_xor1 = 0;
|
|
uint8_t u_wallace_cska16_fa187_and1 = 0;
|
|
uint8_t u_wallace_cska16_fa187_or0 = 0;
|
|
uint8_t u_wallace_cska16_fa188_xor0 = 0;
|
|
uint8_t u_wallace_cska16_fa188_and0 = 0;
|
|
uint8_t u_wallace_cska16_fa188_xor1 = 0;
|
|
uint8_t u_wallace_cska16_fa188_and1 = 0;
|
|
uint8_t u_wallace_cska16_fa188_or0 = 0;
|
|
uint8_t u_wallace_cska16_fa189_xor0 = 0;
|
|
uint8_t u_wallace_cska16_fa189_and0 = 0;
|
|
uint8_t u_wallace_cska16_fa189_xor1 = 0;
|
|
uint8_t u_wallace_cska16_fa189_and1 = 0;
|
|
uint8_t u_wallace_cska16_fa189_or0 = 0;
|
|
uint8_t u_wallace_cska16_fa190_xor0 = 0;
|
|
uint8_t u_wallace_cska16_fa190_and0 = 0;
|
|
uint8_t u_wallace_cska16_fa190_xor1 = 0;
|
|
uint8_t u_wallace_cska16_fa190_and1 = 0;
|
|
uint8_t u_wallace_cska16_fa190_or0 = 0;
|
|
uint8_t u_wallace_cska16_fa191_xor0 = 0;
|
|
uint8_t u_wallace_cska16_fa191_and0 = 0;
|
|
uint8_t u_wallace_cska16_fa191_xor1 = 0;
|
|
uint8_t u_wallace_cska16_fa191_and1 = 0;
|
|
uint8_t u_wallace_cska16_fa191_or0 = 0;
|
|
uint8_t u_wallace_cska16_fa192_xor0 = 0;
|
|
uint8_t u_wallace_cska16_fa192_and0 = 0;
|
|
uint8_t u_wallace_cska16_fa192_xor1 = 0;
|
|
uint8_t u_wallace_cska16_fa192_and1 = 0;
|
|
uint8_t u_wallace_cska16_fa192_or0 = 0;
|
|
uint8_t u_wallace_cska16_and_13_15 = 0;
|
|
uint8_t u_wallace_cska16_fa193_xor0 = 0;
|
|
uint8_t u_wallace_cska16_fa193_and0 = 0;
|
|
uint8_t u_wallace_cska16_fa193_xor1 = 0;
|
|
uint8_t u_wallace_cska16_fa193_and1 = 0;
|
|
uint8_t u_wallace_cska16_fa193_or0 = 0;
|
|
uint8_t u_wallace_cska16_and_15_14 = 0;
|
|
uint8_t u_wallace_cska16_fa194_xor0 = 0;
|
|
uint8_t u_wallace_cska16_fa194_and0 = 0;
|
|
uint8_t u_wallace_cska16_fa194_xor1 = 0;
|
|
uint8_t u_wallace_cska16_fa194_and1 = 0;
|
|
uint8_t u_wallace_cska16_fa194_or0 = 0;
|
|
uint8_t u_wallace_cska16_and_0_0 = 0;
|
|
uint8_t u_wallace_cska16_and_1_0 = 0;
|
|
uint8_t u_wallace_cska16_and_0_2 = 0;
|
|
uint8_t u_wallace_cska16_and_14_15 = 0;
|
|
uint8_t u_wallace_cska16_and_0_1 = 0;
|
|
uint8_t u_wallace_cska16_and_15_15 = 0;
|
|
uint8_t u_wallace_cska16_u_cska30_xor0 = 0;
|
|
uint8_t u_wallace_cska16_u_cska30_ha0_xor0 = 0;
|
|
uint8_t u_wallace_cska16_u_cska30_ha0_and0 = 0;
|
|
uint8_t u_wallace_cska16_u_cska30_xor1 = 0;
|
|
uint8_t u_wallace_cska16_u_cska30_fa0_xor0 = 0;
|
|
uint8_t u_wallace_cska16_u_cska30_fa0_and0 = 0;
|
|
uint8_t u_wallace_cska16_u_cska30_fa0_xor1 = 0;
|
|
uint8_t u_wallace_cska16_u_cska30_fa0_and1 = 0;
|
|
uint8_t u_wallace_cska16_u_cska30_fa0_or0 = 0;
|
|
uint8_t u_wallace_cska16_u_cska30_xor2 = 0;
|
|
uint8_t u_wallace_cska16_u_cska30_fa1_xor0 = 0;
|
|
uint8_t u_wallace_cska16_u_cska30_fa1_and0 = 0;
|
|
uint8_t u_wallace_cska16_u_cska30_fa1_xor1 = 0;
|
|
uint8_t u_wallace_cska16_u_cska30_fa1_and1 = 0;
|
|
uint8_t u_wallace_cska16_u_cska30_fa1_or0 = 0;
|
|
uint8_t u_wallace_cska16_u_cska30_xor3 = 0;
|
|
uint8_t u_wallace_cska16_u_cska30_fa2_xor0 = 0;
|
|
uint8_t u_wallace_cska16_u_cska30_fa2_and0 = 0;
|
|
uint8_t u_wallace_cska16_u_cska30_fa2_xor1 = 0;
|
|
uint8_t u_wallace_cska16_u_cska30_fa2_and1 = 0;
|
|
uint8_t u_wallace_cska16_u_cska30_fa2_or0 = 0;
|
|
uint8_t u_wallace_cska16_u_cska30_and_propagate00 = 0;
|
|
uint8_t u_wallace_cska16_u_cska30_and_propagate01 = 0;
|
|
uint8_t u_wallace_cska16_u_cska30_and_propagate02 = 0;
|
|
uint8_t u_wallace_cska16_u_cska30_mux2to10_not0 = 0;
|
|
uint8_t u_wallace_cska16_u_cska30_mux2to10_and1 = 0;
|
|
uint8_t u_wallace_cska16_u_cska30_xor4 = 0;
|
|
uint8_t u_wallace_cska16_u_cska30_fa3_xor0 = 0;
|
|
uint8_t u_wallace_cska16_u_cska30_fa3_and0 = 0;
|
|
uint8_t u_wallace_cska16_u_cska30_fa3_xor1 = 0;
|
|
uint8_t u_wallace_cska16_u_cska30_fa3_and1 = 0;
|
|
uint8_t u_wallace_cska16_u_cska30_fa3_or0 = 0;
|
|
uint8_t u_wallace_cska16_u_cska30_xor5 = 0;
|
|
uint8_t u_wallace_cska16_u_cska30_fa4_xor0 = 0;
|
|
uint8_t u_wallace_cska16_u_cska30_fa4_and0 = 0;
|
|
uint8_t u_wallace_cska16_u_cska30_fa4_xor1 = 0;
|
|
uint8_t u_wallace_cska16_u_cska30_fa4_and1 = 0;
|
|
uint8_t u_wallace_cska16_u_cska30_fa4_or0 = 0;
|
|
uint8_t u_wallace_cska16_u_cska30_xor6 = 0;
|
|
uint8_t u_wallace_cska16_u_cska30_fa5_xor0 = 0;
|
|
uint8_t u_wallace_cska16_u_cska30_fa5_and0 = 0;
|
|
uint8_t u_wallace_cska16_u_cska30_fa5_xor1 = 0;
|
|
uint8_t u_wallace_cska16_u_cska30_fa5_and1 = 0;
|
|
uint8_t u_wallace_cska16_u_cska30_fa5_or0 = 0;
|
|
uint8_t u_wallace_cska16_u_cska30_xor7 = 0;
|
|
uint8_t u_wallace_cska16_u_cska30_fa6_xor0 = 0;
|
|
uint8_t u_wallace_cska16_u_cska30_fa6_and0 = 0;
|
|
uint8_t u_wallace_cska16_u_cska30_fa6_xor1 = 0;
|
|
uint8_t u_wallace_cska16_u_cska30_fa6_and1 = 0;
|
|
uint8_t u_wallace_cska16_u_cska30_fa6_or0 = 0;
|
|
uint8_t u_wallace_cska16_u_cska30_and_propagate13 = 0;
|
|
uint8_t u_wallace_cska16_u_cska30_and_propagate14 = 0;
|
|
uint8_t u_wallace_cska16_u_cska30_and_propagate15 = 0;
|
|
uint8_t u_wallace_cska16_u_cska30_mux2to11_and0 = 0;
|
|
uint8_t u_wallace_cska16_u_cska30_mux2to11_not0 = 0;
|
|
uint8_t u_wallace_cska16_u_cska30_mux2to11_and1 = 0;
|
|
uint8_t u_wallace_cska16_u_cska30_mux2to11_xor0 = 0;
|
|
uint8_t u_wallace_cska16_u_cska30_xor8 = 0;
|
|
uint8_t u_wallace_cska16_u_cska30_fa7_xor0 = 0;
|
|
uint8_t u_wallace_cska16_u_cska30_fa7_and0 = 0;
|
|
uint8_t u_wallace_cska16_u_cska30_fa7_xor1 = 0;
|
|
uint8_t u_wallace_cska16_u_cska30_fa7_and1 = 0;
|
|
uint8_t u_wallace_cska16_u_cska30_fa7_or0 = 0;
|
|
uint8_t u_wallace_cska16_u_cska30_xor9 = 0;
|
|
uint8_t u_wallace_cska16_u_cska30_fa8_xor0 = 0;
|
|
uint8_t u_wallace_cska16_u_cska30_fa8_and0 = 0;
|
|
uint8_t u_wallace_cska16_u_cska30_fa8_xor1 = 0;
|
|
uint8_t u_wallace_cska16_u_cska30_fa8_and1 = 0;
|
|
uint8_t u_wallace_cska16_u_cska30_fa8_or0 = 0;
|
|
uint8_t u_wallace_cska16_u_cska30_xor10 = 0;
|
|
uint8_t u_wallace_cska16_u_cska30_fa9_xor0 = 0;
|
|
uint8_t u_wallace_cska16_u_cska30_fa9_and0 = 0;
|
|
uint8_t u_wallace_cska16_u_cska30_fa9_xor1 = 0;
|
|
uint8_t u_wallace_cska16_u_cska30_fa9_and1 = 0;
|
|
uint8_t u_wallace_cska16_u_cska30_fa9_or0 = 0;
|
|
uint8_t u_wallace_cska16_u_cska30_xor11 = 0;
|
|
uint8_t u_wallace_cska16_u_cska30_fa10_xor0 = 0;
|
|
uint8_t u_wallace_cska16_u_cska30_fa10_and0 = 0;
|
|
uint8_t u_wallace_cska16_u_cska30_fa10_xor1 = 0;
|
|
uint8_t u_wallace_cska16_u_cska30_fa10_and1 = 0;
|
|
uint8_t u_wallace_cska16_u_cska30_fa10_or0 = 0;
|
|
uint8_t u_wallace_cska16_u_cska30_and_propagate26 = 0;
|
|
uint8_t u_wallace_cska16_u_cska30_and_propagate27 = 0;
|
|
uint8_t u_wallace_cska16_u_cska30_and_propagate28 = 0;
|
|
uint8_t u_wallace_cska16_u_cska30_mux2to12_and0 = 0;
|
|
uint8_t u_wallace_cska16_u_cska30_mux2to12_not0 = 0;
|
|
uint8_t u_wallace_cska16_u_cska30_mux2to12_and1 = 0;
|
|
uint8_t u_wallace_cska16_u_cska30_mux2to12_xor0 = 0;
|
|
uint8_t u_wallace_cska16_u_cska30_xor12 = 0;
|
|
uint8_t u_wallace_cska16_u_cska30_fa11_xor0 = 0;
|
|
uint8_t u_wallace_cska16_u_cska30_fa11_and0 = 0;
|
|
uint8_t u_wallace_cska16_u_cska30_fa11_xor1 = 0;
|
|
uint8_t u_wallace_cska16_u_cska30_fa11_and1 = 0;
|
|
uint8_t u_wallace_cska16_u_cska30_fa11_or0 = 0;
|
|
uint8_t u_wallace_cska16_u_cska30_xor13 = 0;
|
|
uint8_t u_wallace_cska16_u_cska30_fa12_xor0 = 0;
|
|
uint8_t u_wallace_cska16_u_cska30_fa12_and0 = 0;
|
|
uint8_t u_wallace_cska16_u_cska30_fa12_xor1 = 0;
|
|
uint8_t u_wallace_cska16_u_cska30_fa12_and1 = 0;
|
|
uint8_t u_wallace_cska16_u_cska30_fa12_or0 = 0;
|
|
uint8_t u_wallace_cska16_u_cska30_xor14 = 0;
|
|
uint8_t u_wallace_cska16_u_cska30_fa13_xor0 = 0;
|
|
uint8_t u_wallace_cska16_u_cska30_fa13_and0 = 0;
|
|
uint8_t u_wallace_cska16_u_cska30_fa13_xor1 = 0;
|
|
uint8_t u_wallace_cska16_u_cska30_fa13_and1 = 0;
|
|
uint8_t u_wallace_cska16_u_cska30_fa13_or0 = 0;
|
|
uint8_t u_wallace_cska16_u_cska30_xor15 = 0;
|
|
uint8_t u_wallace_cska16_u_cska30_fa14_xor0 = 0;
|
|
uint8_t u_wallace_cska16_u_cska30_fa14_and0 = 0;
|
|
uint8_t u_wallace_cska16_u_cska30_fa14_xor1 = 0;
|
|
uint8_t u_wallace_cska16_u_cska30_fa14_and1 = 0;
|
|
uint8_t u_wallace_cska16_u_cska30_fa14_or0 = 0;
|
|
uint8_t u_wallace_cska16_u_cska30_and_propagate39 = 0;
|
|
uint8_t u_wallace_cska16_u_cska30_and_propagate310 = 0;
|
|
uint8_t u_wallace_cska16_u_cska30_and_propagate311 = 0;
|
|
uint8_t u_wallace_cska16_u_cska30_mux2to13_and0 = 0;
|
|
uint8_t u_wallace_cska16_u_cska30_mux2to13_not0 = 0;
|
|
uint8_t u_wallace_cska16_u_cska30_mux2to13_and1 = 0;
|
|
uint8_t u_wallace_cska16_u_cska30_mux2to13_xor0 = 0;
|
|
uint8_t u_wallace_cska16_u_cska30_xor16 = 0;
|
|
uint8_t u_wallace_cska16_u_cska30_fa15_xor0 = 0;
|
|
uint8_t u_wallace_cska16_u_cska30_fa15_and0 = 0;
|
|
uint8_t u_wallace_cska16_u_cska30_fa15_xor1 = 0;
|
|
uint8_t u_wallace_cska16_u_cska30_fa15_and1 = 0;
|
|
uint8_t u_wallace_cska16_u_cska30_fa15_or0 = 0;
|
|
uint8_t u_wallace_cska16_u_cska30_xor17 = 0;
|
|
uint8_t u_wallace_cska16_u_cska30_fa16_xor0 = 0;
|
|
uint8_t u_wallace_cska16_u_cska30_fa16_and0 = 0;
|
|
uint8_t u_wallace_cska16_u_cska30_fa16_xor1 = 0;
|
|
uint8_t u_wallace_cska16_u_cska30_fa16_and1 = 0;
|
|
uint8_t u_wallace_cska16_u_cska30_fa16_or0 = 0;
|
|
uint8_t u_wallace_cska16_u_cska30_xor18 = 0;
|
|
uint8_t u_wallace_cska16_u_cska30_fa17_xor0 = 0;
|
|
uint8_t u_wallace_cska16_u_cska30_fa17_and0 = 0;
|
|
uint8_t u_wallace_cska16_u_cska30_fa17_xor1 = 0;
|
|
uint8_t u_wallace_cska16_u_cska30_fa17_and1 = 0;
|
|
uint8_t u_wallace_cska16_u_cska30_fa17_or0 = 0;
|
|
uint8_t u_wallace_cska16_u_cska30_xor19 = 0;
|
|
uint8_t u_wallace_cska16_u_cska30_fa18_xor0 = 0;
|
|
uint8_t u_wallace_cska16_u_cska30_fa18_and0 = 0;
|
|
uint8_t u_wallace_cska16_u_cska30_fa18_xor1 = 0;
|
|
uint8_t u_wallace_cska16_u_cska30_fa18_and1 = 0;
|
|
uint8_t u_wallace_cska16_u_cska30_fa18_or0 = 0;
|
|
uint8_t u_wallace_cska16_u_cska30_and_propagate412 = 0;
|
|
uint8_t u_wallace_cska16_u_cska30_and_propagate413 = 0;
|
|
uint8_t u_wallace_cska16_u_cska30_and_propagate414 = 0;
|
|
uint8_t u_wallace_cska16_u_cska30_mux2to14_and0 = 0;
|
|
uint8_t u_wallace_cska16_u_cska30_mux2to14_not0 = 0;
|
|
uint8_t u_wallace_cska16_u_cska30_mux2to14_and1 = 0;
|
|
uint8_t u_wallace_cska16_u_cska30_mux2to14_xor0 = 0;
|
|
uint8_t u_wallace_cska16_u_cska30_xor20 = 0;
|
|
uint8_t u_wallace_cska16_u_cska30_fa19_xor0 = 0;
|
|
uint8_t u_wallace_cska16_u_cska30_fa19_and0 = 0;
|
|
uint8_t u_wallace_cska16_u_cska30_fa19_xor1 = 0;
|
|
uint8_t u_wallace_cska16_u_cska30_fa19_and1 = 0;
|
|
uint8_t u_wallace_cska16_u_cska30_fa19_or0 = 0;
|
|
uint8_t u_wallace_cska16_u_cska30_xor21 = 0;
|
|
uint8_t u_wallace_cska16_u_cska30_fa20_xor0 = 0;
|
|
uint8_t u_wallace_cska16_u_cska30_fa20_and0 = 0;
|
|
uint8_t u_wallace_cska16_u_cska30_fa20_xor1 = 0;
|
|
uint8_t u_wallace_cska16_u_cska30_fa20_and1 = 0;
|
|
uint8_t u_wallace_cska16_u_cska30_fa20_or0 = 0;
|
|
uint8_t u_wallace_cska16_u_cska30_xor22 = 0;
|
|
uint8_t u_wallace_cska16_u_cska30_fa21_xor0 = 0;
|
|
uint8_t u_wallace_cska16_u_cska30_fa21_and0 = 0;
|
|
uint8_t u_wallace_cska16_u_cska30_fa21_xor1 = 0;
|
|
uint8_t u_wallace_cska16_u_cska30_fa21_and1 = 0;
|
|
uint8_t u_wallace_cska16_u_cska30_fa21_or0 = 0;
|
|
uint8_t u_wallace_cska16_u_cska30_xor23 = 0;
|
|
uint8_t u_wallace_cska16_u_cska30_fa22_xor0 = 0;
|
|
uint8_t u_wallace_cska16_u_cska30_fa22_and0 = 0;
|
|
uint8_t u_wallace_cska16_u_cska30_fa22_xor1 = 0;
|
|
uint8_t u_wallace_cska16_u_cska30_fa22_and1 = 0;
|
|
uint8_t u_wallace_cska16_u_cska30_fa22_or0 = 0;
|
|
uint8_t u_wallace_cska16_u_cska30_and_propagate515 = 0;
|
|
uint8_t u_wallace_cska16_u_cska30_and_propagate516 = 0;
|
|
uint8_t u_wallace_cska16_u_cska30_and_propagate517 = 0;
|
|
uint8_t u_wallace_cska16_u_cska30_mux2to15_and0 = 0;
|
|
uint8_t u_wallace_cska16_u_cska30_mux2to15_not0 = 0;
|
|
uint8_t u_wallace_cska16_u_cska30_mux2to15_and1 = 0;
|
|
uint8_t u_wallace_cska16_u_cska30_mux2to15_xor0 = 0;
|
|
uint8_t u_wallace_cska16_u_cska30_xor24 = 0;
|
|
uint8_t u_wallace_cska16_u_cska30_fa23_xor0 = 0;
|
|
uint8_t u_wallace_cska16_u_cska30_fa23_and0 = 0;
|
|
uint8_t u_wallace_cska16_u_cska30_fa23_xor1 = 0;
|
|
uint8_t u_wallace_cska16_u_cska30_fa23_and1 = 0;
|
|
uint8_t u_wallace_cska16_u_cska30_fa23_or0 = 0;
|
|
uint8_t u_wallace_cska16_u_cska30_xor25 = 0;
|
|
uint8_t u_wallace_cska16_u_cska30_fa24_xor0 = 0;
|
|
uint8_t u_wallace_cska16_u_cska30_fa24_and0 = 0;
|
|
uint8_t u_wallace_cska16_u_cska30_fa24_xor1 = 0;
|
|
uint8_t u_wallace_cska16_u_cska30_fa24_and1 = 0;
|
|
uint8_t u_wallace_cska16_u_cska30_fa24_or0 = 0;
|
|
uint8_t u_wallace_cska16_u_cska30_xor26 = 0;
|
|
uint8_t u_wallace_cska16_u_cska30_fa25_xor0 = 0;
|
|
uint8_t u_wallace_cska16_u_cska30_fa25_and0 = 0;
|
|
uint8_t u_wallace_cska16_u_cska30_fa25_xor1 = 0;
|
|
uint8_t u_wallace_cska16_u_cska30_fa25_and1 = 0;
|
|
uint8_t u_wallace_cska16_u_cska30_fa25_or0 = 0;
|
|
uint8_t u_wallace_cska16_u_cska30_xor27 = 0;
|
|
uint8_t u_wallace_cska16_u_cska30_fa26_xor0 = 0;
|
|
uint8_t u_wallace_cska16_u_cska30_fa26_and0 = 0;
|
|
uint8_t u_wallace_cska16_u_cska30_fa26_xor1 = 0;
|
|
uint8_t u_wallace_cska16_u_cska30_fa26_and1 = 0;
|
|
uint8_t u_wallace_cska16_u_cska30_fa26_or0 = 0;
|
|
uint8_t u_wallace_cska16_u_cska30_and_propagate618 = 0;
|
|
uint8_t u_wallace_cska16_u_cska30_and_propagate619 = 0;
|
|
uint8_t u_wallace_cska16_u_cska30_and_propagate620 = 0;
|
|
uint8_t u_wallace_cska16_u_cska30_mux2to16_and0 = 0;
|
|
uint8_t u_wallace_cska16_u_cska30_mux2to16_not0 = 0;
|
|
uint8_t u_wallace_cska16_u_cska30_mux2to16_and1 = 0;
|
|
uint8_t u_wallace_cska16_u_cska30_mux2to16_xor0 = 0;
|
|
uint8_t u_wallace_cska16_u_cska30_xor28 = 0;
|
|
uint8_t u_wallace_cska16_u_cska30_fa27_xor0 = 0;
|
|
uint8_t u_wallace_cska16_u_cska30_fa27_and0 = 0;
|
|
uint8_t u_wallace_cska16_u_cska30_fa27_xor1 = 0;
|
|
uint8_t u_wallace_cska16_u_cska30_fa27_and1 = 0;
|
|
uint8_t u_wallace_cska16_u_cska30_fa27_or0 = 0;
|
|
uint8_t u_wallace_cska16_u_cska30_xor29 = 0;
|
|
uint8_t u_wallace_cska16_u_cska30_fa28_xor0 = 0;
|
|
uint8_t u_wallace_cska16_u_cska30_fa28_and0 = 0;
|
|
uint8_t u_wallace_cska16_u_cska30_fa28_xor1 = 0;
|
|
uint8_t u_wallace_cska16_u_cska30_fa28_and1 = 0;
|
|
uint8_t u_wallace_cska16_u_cska30_fa28_or0 = 0;
|
|
uint8_t u_wallace_cska16_u_cska30_and_propagate721 = 0;
|
|
uint8_t u_wallace_cska16_u_cska30_mux2to17_and0 = 0;
|
|
uint8_t u_wallace_cska16_u_cska30_mux2to17_not0 = 0;
|
|
uint8_t u_wallace_cska16_u_cska30_mux2to17_and1 = 0;
|
|
uint8_t u_wallace_cska16_u_cska30_mux2to17_xor0 = 0;
|
|
|
|
u_wallace_cska16_and_2_0 = ((a >> 2) & 0x01) & ((b >> 0) & 0x01);
|
|
u_wallace_cska16_and_1_1 = ((a >> 1) & 0x01) & ((b >> 1) & 0x01);
|
|
u_wallace_cska16_ha0_xor0 = ((u_wallace_cska16_and_2_0 >> 0) & 0x01) ^ ((u_wallace_cska16_and_1_1 >> 0) & 0x01);
|
|
u_wallace_cska16_ha0_and0 = ((u_wallace_cska16_and_2_0 >> 0) & 0x01) & ((u_wallace_cska16_and_1_1 >> 0) & 0x01);
|
|
u_wallace_cska16_and_3_0 = ((a >> 3) & 0x01) & ((b >> 0) & 0x01);
|
|
u_wallace_cska16_and_2_1 = ((a >> 2) & 0x01) & ((b >> 1) & 0x01);
|
|
u_wallace_cska16_fa0_xor0 = ((u_wallace_cska16_ha0_and0 >> 0) & 0x01) ^ ((u_wallace_cska16_and_3_0 >> 0) & 0x01);
|
|
u_wallace_cska16_fa0_and0 = ((u_wallace_cska16_ha0_and0 >> 0) & 0x01) & ((u_wallace_cska16_and_3_0 >> 0) & 0x01);
|
|
u_wallace_cska16_fa0_xor1 = ((u_wallace_cska16_fa0_xor0 >> 0) & 0x01) ^ ((u_wallace_cska16_and_2_1 >> 0) & 0x01);
|
|
u_wallace_cska16_fa0_and1 = ((u_wallace_cska16_fa0_xor0 >> 0) & 0x01) & ((u_wallace_cska16_and_2_1 >> 0) & 0x01);
|
|
u_wallace_cska16_fa0_or0 = ((u_wallace_cska16_fa0_and0 >> 0) & 0x01) | ((u_wallace_cska16_fa0_and1 >> 0) & 0x01);
|
|
u_wallace_cska16_and_4_0 = ((a >> 4) & 0x01) & ((b >> 0) & 0x01);
|
|
u_wallace_cska16_and_3_1 = ((a >> 3) & 0x01) & ((b >> 1) & 0x01);
|
|
u_wallace_cska16_fa1_xor0 = ((u_wallace_cska16_fa0_or0 >> 0) & 0x01) ^ ((u_wallace_cska16_and_4_0 >> 0) & 0x01);
|
|
u_wallace_cska16_fa1_and0 = ((u_wallace_cska16_fa0_or0 >> 0) & 0x01) & ((u_wallace_cska16_and_4_0 >> 0) & 0x01);
|
|
u_wallace_cska16_fa1_xor1 = ((u_wallace_cska16_fa1_xor0 >> 0) & 0x01) ^ ((u_wallace_cska16_and_3_1 >> 0) & 0x01);
|
|
u_wallace_cska16_fa1_and1 = ((u_wallace_cska16_fa1_xor0 >> 0) & 0x01) & ((u_wallace_cska16_and_3_1 >> 0) & 0x01);
|
|
u_wallace_cska16_fa1_or0 = ((u_wallace_cska16_fa1_and0 >> 0) & 0x01) | ((u_wallace_cska16_fa1_and1 >> 0) & 0x01);
|
|
u_wallace_cska16_and_5_0 = ((a >> 5) & 0x01) & ((b >> 0) & 0x01);
|
|
u_wallace_cska16_and_4_1 = ((a >> 4) & 0x01) & ((b >> 1) & 0x01);
|
|
u_wallace_cska16_fa2_xor0 = ((u_wallace_cska16_fa1_or0 >> 0) & 0x01) ^ ((u_wallace_cska16_and_5_0 >> 0) & 0x01);
|
|
u_wallace_cska16_fa2_and0 = ((u_wallace_cska16_fa1_or0 >> 0) & 0x01) & ((u_wallace_cska16_and_5_0 >> 0) & 0x01);
|
|
u_wallace_cska16_fa2_xor1 = ((u_wallace_cska16_fa2_xor0 >> 0) & 0x01) ^ ((u_wallace_cska16_and_4_1 >> 0) & 0x01);
|
|
u_wallace_cska16_fa2_and1 = ((u_wallace_cska16_fa2_xor0 >> 0) & 0x01) & ((u_wallace_cska16_and_4_1 >> 0) & 0x01);
|
|
u_wallace_cska16_fa2_or0 = ((u_wallace_cska16_fa2_and0 >> 0) & 0x01) | ((u_wallace_cska16_fa2_and1 >> 0) & 0x01);
|
|
u_wallace_cska16_and_6_0 = ((a >> 6) & 0x01) & ((b >> 0) & 0x01);
|
|
u_wallace_cska16_and_5_1 = ((a >> 5) & 0x01) & ((b >> 1) & 0x01);
|
|
u_wallace_cska16_fa3_xor0 = ((u_wallace_cska16_fa2_or0 >> 0) & 0x01) ^ ((u_wallace_cska16_and_6_0 >> 0) & 0x01);
|
|
u_wallace_cska16_fa3_and0 = ((u_wallace_cska16_fa2_or0 >> 0) & 0x01) & ((u_wallace_cska16_and_6_0 >> 0) & 0x01);
|
|
u_wallace_cska16_fa3_xor1 = ((u_wallace_cska16_fa3_xor0 >> 0) & 0x01) ^ ((u_wallace_cska16_and_5_1 >> 0) & 0x01);
|
|
u_wallace_cska16_fa3_and1 = ((u_wallace_cska16_fa3_xor0 >> 0) & 0x01) & ((u_wallace_cska16_and_5_1 >> 0) & 0x01);
|
|
u_wallace_cska16_fa3_or0 = ((u_wallace_cska16_fa3_and0 >> 0) & 0x01) | ((u_wallace_cska16_fa3_and1 >> 0) & 0x01);
|
|
u_wallace_cska16_and_7_0 = ((a >> 7) & 0x01) & ((b >> 0) & 0x01);
|
|
u_wallace_cska16_and_6_1 = ((a >> 6) & 0x01) & ((b >> 1) & 0x01);
|
|
u_wallace_cska16_fa4_xor0 = ((u_wallace_cska16_fa3_or0 >> 0) & 0x01) ^ ((u_wallace_cska16_and_7_0 >> 0) & 0x01);
|
|
u_wallace_cska16_fa4_and0 = ((u_wallace_cska16_fa3_or0 >> 0) & 0x01) & ((u_wallace_cska16_and_7_0 >> 0) & 0x01);
|
|
u_wallace_cska16_fa4_xor1 = ((u_wallace_cska16_fa4_xor0 >> 0) & 0x01) ^ ((u_wallace_cska16_and_6_1 >> 0) & 0x01);
|
|
u_wallace_cska16_fa4_and1 = ((u_wallace_cska16_fa4_xor0 >> 0) & 0x01) & ((u_wallace_cska16_and_6_1 >> 0) & 0x01);
|
|
u_wallace_cska16_fa4_or0 = ((u_wallace_cska16_fa4_and0 >> 0) & 0x01) | ((u_wallace_cska16_fa4_and1 >> 0) & 0x01);
|
|
u_wallace_cska16_and_8_0 = ((a >> 8) & 0x01) & ((b >> 0) & 0x01);
|
|
u_wallace_cska16_and_7_1 = ((a >> 7) & 0x01) & ((b >> 1) & 0x01);
|
|
u_wallace_cska16_fa5_xor0 = ((u_wallace_cska16_fa4_or0 >> 0) & 0x01) ^ ((u_wallace_cska16_and_8_0 >> 0) & 0x01);
|
|
u_wallace_cska16_fa5_and0 = ((u_wallace_cska16_fa4_or0 >> 0) & 0x01) & ((u_wallace_cska16_and_8_0 >> 0) & 0x01);
|
|
u_wallace_cska16_fa5_xor1 = ((u_wallace_cska16_fa5_xor0 >> 0) & 0x01) ^ ((u_wallace_cska16_and_7_1 >> 0) & 0x01);
|
|
u_wallace_cska16_fa5_and1 = ((u_wallace_cska16_fa5_xor0 >> 0) & 0x01) & ((u_wallace_cska16_and_7_1 >> 0) & 0x01);
|
|
u_wallace_cska16_fa5_or0 = ((u_wallace_cska16_fa5_and0 >> 0) & 0x01) | ((u_wallace_cska16_fa5_and1 >> 0) & 0x01);
|
|
u_wallace_cska16_and_9_0 = ((a >> 9) & 0x01) & ((b >> 0) & 0x01);
|
|
u_wallace_cska16_and_8_1 = ((a >> 8) & 0x01) & ((b >> 1) & 0x01);
|
|
u_wallace_cska16_fa6_xor0 = ((u_wallace_cska16_fa5_or0 >> 0) & 0x01) ^ ((u_wallace_cska16_and_9_0 >> 0) & 0x01);
|
|
u_wallace_cska16_fa6_and0 = ((u_wallace_cska16_fa5_or0 >> 0) & 0x01) & ((u_wallace_cska16_and_9_0 >> 0) & 0x01);
|
|
u_wallace_cska16_fa6_xor1 = ((u_wallace_cska16_fa6_xor0 >> 0) & 0x01) ^ ((u_wallace_cska16_and_8_1 >> 0) & 0x01);
|
|
u_wallace_cska16_fa6_and1 = ((u_wallace_cska16_fa6_xor0 >> 0) & 0x01) & ((u_wallace_cska16_and_8_1 >> 0) & 0x01);
|
|
u_wallace_cska16_fa6_or0 = ((u_wallace_cska16_fa6_and0 >> 0) & 0x01) | ((u_wallace_cska16_fa6_and1 >> 0) & 0x01);
|
|
u_wallace_cska16_and_10_0 = ((a >> 10) & 0x01) & ((b >> 0) & 0x01);
|
|
u_wallace_cska16_and_9_1 = ((a >> 9) & 0x01) & ((b >> 1) & 0x01);
|
|
u_wallace_cska16_fa7_xor0 = ((u_wallace_cska16_fa6_or0 >> 0) & 0x01) ^ ((u_wallace_cska16_and_10_0 >> 0) & 0x01);
|
|
u_wallace_cska16_fa7_and0 = ((u_wallace_cska16_fa6_or0 >> 0) & 0x01) & ((u_wallace_cska16_and_10_0 >> 0) & 0x01);
|
|
u_wallace_cska16_fa7_xor1 = ((u_wallace_cska16_fa7_xor0 >> 0) & 0x01) ^ ((u_wallace_cska16_and_9_1 >> 0) & 0x01);
|
|
u_wallace_cska16_fa7_and1 = ((u_wallace_cska16_fa7_xor0 >> 0) & 0x01) & ((u_wallace_cska16_and_9_1 >> 0) & 0x01);
|
|
u_wallace_cska16_fa7_or0 = ((u_wallace_cska16_fa7_and0 >> 0) & 0x01) | ((u_wallace_cska16_fa7_and1 >> 0) & 0x01);
|
|
u_wallace_cska16_and_11_0 = ((a >> 11) & 0x01) & ((b >> 0) & 0x01);
|
|
u_wallace_cska16_and_10_1 = ((a >> 10) & 0x01) & ((b >> 1) & 0x01);
|
|
u_wallace_cska16_fa8_xor0 = ((u_wallace_cska16_fa7_or0 >> 0) & 0x01) ^ ((u_wallace_cska16_and_11_0 >> 0) & 0x01);
|
|
u_wallace_cska16_fa8_and0 = ((u_wallace_cska16_fa7_or0 >> 0) & 0x01) & ((u_wallace_cska16_and_11_0 >> 0) & 0x01);
|
|
u_wallace_cska16_fa8_xor1 = ((u_wallace_cska16_fa8_xor0 >> 0) & 0x01) ^ ((u_wallace_cska16_and_10_1 >> 0) & 0x01);
|
|
u_wallace_cska16_fa8_and1 = ((u_wallace_cska16_fa8_xor0 >> 0) & 0x01) & ((u_wallace_cska16_and_10_1 >> 0) & 0x01);
|
|
u_wallace_cska16_fa8_or0 = ((u_wallace_cska16_fa8_and0 >> 0) & 0x01) | ((u_wallace_cska16_fa8_and1 >> 0) & 0x01);
|
|
u_wallace_cska16_and_12_0 = ((a >> 12) & 0x01) & ((b >> 0) & 0x01);
|
|
u_wallace_cska16_and_11_1 = ((a >> 11) & 0x01) & ((b >> 1) & 0x01);
|
|
u_wallace_cska16_fa9_xor0 = ((u_wallace_cska16_fa8_or0 >> 0) & 0x01) ^ ((u_wallace_cska16_and_12_0 >> 0) & 0x01);
|
|
u_wallace_cska16_fa9_and0 = ((u_wallace_cska16_fa8_or0 >> 0) & 0x01) & ((u_wallace_cska16_and_12_0 >> 0) & 0x01);
|
|
u_wallace_cska16_fa9_xor1 = ((u_wallace_cska16_fa9_xor0 >> 0) & 0x01) ^ ((u_wallace_cska16_and_11_1 >> 0) & 0x01);
|
|
u_wallace_cska16_fa9_and1 = ((u_wallace_cska16_fa9_xor0 >> 0) & 0x01) & ((u_wallace_cska16_and_11_1 >> 0) & 0x01);
|
|
u_wallace_cska16_fa9_or0 = ((u_wallace_cska16_fa9_and0 >> 0) & 0x01) | ((u_wallace_cska16_fa9_and1 >> 0) & 0x01);
|
|
u_wallace_cska16_and_13_0 = ((a >> 13) & 0x01) & ((b >> 0) & 0x01);
|
|
u_wallace_cska16_and_12_1 = ((a >> 12) & 0x01) & ((b >> 1) & 0x01);
|
|
u_wallace_cska16_fa10_xor0 = ((u_wallace_cska16_fa9_or0 >> 0) & 0x01) ^ ((u_wallace_cska16_and_13_0 >> 0) & 0x01);
|
|
u_wallace_cska16_fa10_and0 = ((u_wallace_cska16_fa9_or0 >> 0) & 0x01) & ((u_wallace_cska16_and_13_0 >> 0) & 0x01);
|
|
u_wallace_cska16_fa10_xor1 = ((u_wallace_cska16_fa10_xor0 >> 0) & 0x01) ^ ((u_wallace_cska16_and_12_1 >> 0) & 0x01);
|
|
u_wallace_cska16_fa10_and1 = ((u_wallace_cska16_fa10_xor0 >> 0) & 0x01) & ((u_wallace_cska16_and_12_1 >> 0) & 0x01);
|
|
u_wallace_cska16_fa10_or0 = ((u_wallace_cska16_fa10_and0 >> 0) & 0x01) | ((u_wallace_cska16_fa10_and1 >> 0) & 0x01);
|
|
u_wallace_cska16_and_14_0 = ((a >> 14) & 0x01) & ((b >> 0) & 0x01);
|
|
u_wallace_cska16_and_13_1 = ((a >> 13) & 0x01) & ((b >> 1) & 0x01);
|
|
u_wallace_cska16_fa11_xor0 = ((u_wallace_cska16_fa10_or0 >> 0) & 0x01) ^ ((u_wallace_cska16_and_14_0 >> 0) & 0x01);
|
|
u_wallace_cska16_fa11_and0 = ((u_wallace_cska16_fa10_or0 >> 0) & 0x01) & ((u_wallace_cska16_and_14_0 >> 0) & 0x01);
|
|
u_wallace_cska16_fa11_xor1 = ((u_wallace_cska16_fa11_xor0 >> 0) & 0x01) ^ ((u_wallace_cska16_and_13_1 >> 0) & 0x01);
|
|
u_wallace_cska16_fa11_and1 = ((u_wallace_cska16_fa11_xor0 >> 0) & 0x01) & ((u_wallace_cska16_and_13_1 >> 0) & 0x01);
|
|
u_wallace_cska16_fa11_or0 = ((u_wallace_cska16_fa11_and0 >> 0) & 0x01) | ((u_wallace_cska16_fa11_and1 >> 0) & 0x01);
|
|
u_wallace_cska16_and_15_0 = ((a >> 15) & 0x01) & ((b >> 0) & 0x01);
|
|
u_wallace_cska16_and_14_1 = ((a >> 14) & 0x01) & ((b >> 1) & 0x01);
|
|
u_wallace_cska16_fa12_xor0 = ((u_wallace_cska16_fa11_or0 >> 0) & 0x01) ^ ((u_wallace_cska16_and_15_0 >> 0) & 0x01);
|
|
u_wallace_cska16_fa12_and0 = ((u_wallace_cska16_fa11_or0 >> 0) & 0x01) & ((u_wallace_cska16_and_15_0 >> 0) & 0x01);
|
|
u_wallace_cska16_fa12_xor1 = ((u_wallace_cska16_fa12_xor0 >> 0) & 0x01) ^ ((u_wallace_cska16_and_14_1 >> 0) & 0x01);
|
|
u_wallace_cska16_fa12_and1 = ((u_wallace_cska16_fa12_xor0 >> 0) & 0x01) & ((u_wallace_cska16_and_14_1 >> 0) & 0x01);
|
|
u_wallace_cska16_fa12_or0 = ((u_wallace_cska16_fa12_and0 >> 0) & 0x01) | ((u_wallace_cska16_fa12_and1 >> 0) & 0x01);
|
|
u_wallace_cska16_and_15_1 = ((a >> 15) & 0x01) & ((b >> 1) & 0x01);
|
|
u_wallace_cska16_and_14_2 = ((a >> 14) & 0x01) & ((b >> 2) & 0x01);
|
|
u_wallace_cska16_fa13_xor0 = ((u_wallace_cska16_fa12_or0 >> 0) & 0x01) ^ ((u_wallace_cska16_and_15_1 >> 0) & 0x01);
|
|
u_wallace_cska16_fa13_and0 = ((u_wallace_cska16_fa12_or0 >> 0) & 0x01) & ((u_wallace_cska16_and_15_1 >> 0) & 0x01);
|
|
u_wallace_cska16_fa13_xor1 = ((u_wallace_cska16_fa13_xor0 >> 0) & 0x01) ^ ((u_wallace_cska16_and_14_2 >> 0) & 0x01);
|
|
u_wallace_cska16_fa13_and1 = ((u_wallace_cska16_fa13_xor0 >> 0) & 0x01) & ((u_wallace_cska16_and_14_2 >> 0) & 0x01);
|
|
u_wallace_cska16_fa13_or0 = ((u_wallace_cska16_fa13_and0 >> 0) & 0x01) | ((u_wallace_cska16_fa13_and1 >> 0) & 0x01);
|
|
u_wallace_cska16_and_15_2 = ((a >> 15) & 0x01) & ((b >> 2) & 0x01);
|
|
u_wallace_cska16_and_14_3 = ((a >> 14) & 0x01) & ((b >> 3) & 0x01);
|
|
u_wallace_cska16_fa14_xor0 = ((u_wallace_cska16_fa13_or0 >> 0) & 0x01) ^ ((u_wallace_cska16_and_15_2 >> 0) & 0x01);
|
|
u_wallace_cska16_fa14_and0 = ((u_wallace_cska16_fa13_or0 >> 0) & 0x01) & ((u_wallace_cska16_and_15_2 >> 0) & 0x01);
|
|
u_wallace_cska16_fa14_xor1 = ((u_wallace_cska16_fa14_xor0 >> 0) & 0x01) ^ ((u_wallace_cska16_and_14_3 >> 0) & 0x01);
|
|
u_wallace_cska16_fa14_and1 = ((u_wallace_cska16_fa14_xor0 >> 0) & 0x01) & ((u_wallace_cska16_and_14_3 >> 0) & 0x01);
|
|
u_wallace_cska16_fa14_or0 = ((u_wallace_cska16_fa14_and0 >> 0) & 0x01) | ((u_wallace_cska16_fa14_and1 >> 0) & 0x01);
|
|
u_wallace_cska16_and_15_3 = ((a >> 15) & 0x01) & ((b >> 3) & 0x01);
|
|
u_wallace_cska16_and_14_4 = ((a >> 14) & 0x01) & ((b >> 4) & 0x01);
|
|
u_wallace_cska16_fa15_xor0 = ((u_wallace_cska16_fa14_or0 >> 0) & 0x01) ^ ((u_wallace_cska16_and_15_3 >> 0) & 0x01);
|
|
u_wallace_cska16_fa15_and0 = ((u_wallace_cska16_fa14_or0 >> 0) & 0x01) & ((u_wallace_cska16_and_15_3 >> 0) & 0x01);
|
|
u_wallace_cska16_fa15_xor1 = ((u_wallace_cska16_fa15_xor0 >> 0) & 0x01) ^ ((u_wallace_cska16_and_14_4 >> 0) & 0x01);
|
|
u_wallace_cska16_fa15_and1 = ((u_wallace_cska16_fa15_xor0 >> 0) & 0x01) & ((u_wallace_cska16_and_14_4 >> 0) & 0x01);
|
|
u_wallace_cska16_fa15_or0 = ((u_wallace_cska16_fa15_and0 >> 0) & 0x01) | ((u_wallace_cska16_fa15_and1 >> 0) & 0x01);
|
|
u_wallace_cska16_and_15_4 = ((a >> 15) & 0x01) & ((b >> 4) & 0x01);
|
|
u_wallace_cska16_and_14_5 = ((a >> 14) & 0x01) & ((b >> 5) & 0x01);
|
|
u_wallace_cska16_fa16_xor0 = ((u_wallace_cska16_fa15_or0 >> 0) & 0x01) ^ ((u_wallace_cska16_and_15_4 >> 0) & 0x01);
|
|
u_wallace_cska16_fa16_and0 = ((u_wallace_cska16_fa15_or0 >> 0) & 0x01) & ((u_wallace_cska16_and_15_4 >> 0) & 0x01);
|
|
u_wallace_cska16_fa16_xor1 = ((u_wallace_cska16_fa16_xor0 >> 0) & 0x01) ^ ((u_wallace_cska16_and_14_5 >> 0) & 0x01);
|
|
u_wallace_cska16_fa16_and1 = ((u_wallace_cska16_fa16_xor0 >> 0) & 0x01) & ((u_wallace_cska16_and_14_5 >> 0) & 0x01);
|
|
u_wallace_cska16_fa16_or0 = ((u_wallace_cska16_fa16_and0 >> 0) & 0x01) | ((u_wallace_cska16_fa16_and1 >> 0) & 0x01);
|
|
u_wallace_cska16_and_15_5 = ((a >> 15) & 0x01) & ((b >> 5) & 0x01);
|
|
u_wallace_cska16_and_14_6 = ((a >> 14) & 0x01) & ((b >> 6) & 0x01);
|
|
u_wallace_cska16_fa17_xor0 = ((u_wallace_cska16_fa16_or0 >> 0) & 0x01) ^ ((u_wallace_cska16_and_15_5 >> 0) & 0x01);
|
|
u_wallace_cska16_fa17_and0 = ((u_wallace_cska16_fa16_or0 >> 0) & 0x01) & ((u_wallace_cska16_and_15_5 >> 0) & 0x01);
|
|
u_wallace_cska16_fa17_xor1 = ((u_wallace_cska16_fa17_xor0 >> 0) & 0x01) ^ ((u_wallace_cska16_and_14_6 >> 0) & 0x01);
|
|
u_wallace_cska16_fa17_and1 = ((u_wallace_cska16_fa17_xor0 >> 0) & 0x01) & ((u_wallace_cska16_and_14_6 >> 0) & 0x01);
|
|
u_wallace_cska16_fa17_or0 = ((u_wallace_cska16_fa17_and0 >> 0) & 0x01) | ((u_wallace_cska16_fa17_and1 >> 0) & 0x01);
|
|
u_wallace_cska16_and_15_6 = ((a >> 15) & 0x01) & ((b >> 6) & 0x01);
|
|
u_wallace_cska16_and_14_7 = ((a >> 14) & 0x01) & ((b >> 7) & 0x01);
|
|
u_wallace_cska16_fa18_xor0 = ((u_wallace_cska16_fa17_or0 >> 0) & 0x01) ^ ((u_wallace_cska16_and_15_6 >> 0) & 0x01);
|
|
u_wallace_cska16_fa18_and0 = ((u_wallace_cska16_fa17_or0 >> 0) & 0x01) & ((u_wallace_cska16_and_15_6 >> 0) & 0x01);
|
|
u_wallace_cska16_fa18_xor1 = ((u_wallace_cska16_fa18_xor0 >> 0) & 0x01) ^ ((u_wallace_cska16_and_14_7 >> 0) & 0x01);
|
|
u_wallace_cska16_fa18_and1 = ((u_wallace_cska16_fa18_xor0 >> 0) & 0x01) & ((u_wallace_cska16_and_14_7 >> 0) & 0x01);
|
|
u_wallace_cska16_fa18_or0 = ((u_wallace_cska16_fa18_and0 >> 0) & 0x01) | ((u_wallace_cska16_fa18_and1 >> 0) & 0x01);
|
|
u_wallace_cska16_and_15_7 = ((a >> 15) & 0x01) & ((b >> 7) & 0x01);
|
|
u_wallace_cska16_and_14_8 = ((a >> 14) & 0x01) & ((b >> 8) & 0x01);
|
|
u_wallace_cska16_fa19_xor0 = ((u_wallace_cska16_fa18_or0 >> 0) & 0x01) ^ ((u_wallace_cska16_and_15_7 >> 0) & 0x01);
|
|
u_wallace_cska16_fa19_and0 = ((u_wallace_cska16_fa18_or0 >> 0) & 0x01) & ((u_wallace_cska16_and_15_7 >> 0) & 0x01);
|
|
u_wallace_cska16_fa19_xor1 = ((u_wallace_cska16_fa19_xor0 >> 0) & 0x01) ^ ((u_wallace_cska16_and_14_8 >> 0) & 0x01);
|
|
u_wallace_cska16_fa19_and1 = ((u_wallace_cska16_fa19_xor0 >> 0) & 0x01) & ((u_wallace_cska16_and_14_8 >> 0) & 0x01);
|
|
u_wallace_cska16_fa19_or0 = ((u_wallace_cska16_fa19_and0 >> 0) & 0x01) | ((u_wallace_cska16_fa19_and1 >> 0) & 0x01);
|
|
u_wallace_cska16_and_15_8 = ((a >> 15) & 0x01) & ((b >> 8) & 0x01);
|
|
u_wallace_cska16_and_14_9 = ((a >> 14) & 0x01) & ((b >> 9) & 0x01);
|
|
u_wallace_cska16_fa20_xor0 = ((u_wallace_cska16_fa19_or0 >> 0) & 0x01) ^ ((u_wallace_cska16_and_15_8 >> 0) & 0x01);
|
|
u_wallace_cska16_fa20_and0 = ((u_wallace_cska16_fa19_or0 >> 0) & 0x01) & ((u_wallace_cska16_and_15_8 >> 0) & 0x01);
|
|
u_wallace_cska16_fa20_xor1 = ((u_wallace_cska16_fa20_xor0 >> 0) & 0x01) ^ ((u_wallace_cska16_and_14_9 >> 0) & 0x01);
|
|
u_wallace_cska16_fa20_and1 = ((u_wallace_cska16_fa20_xor0 >> 0) & 0x01) & ((u_wallace_cska16_and_14_9 >> 0) & 0x01);
|
|
u_wallace_cska16_fa20_or0 = ((u_wallace_cska16_fa20_and0 >> 0) & 0x01) | ((u_wallace_cska16_fa20_and1 >> 0) & 0x01);
|
|
u_wallace_cska16_and_15_9 = ((a >> 15) & 0x01) & ((b >> 9) & 0x01);
|
|
u_wallace_cska16_and_14_10 = ((a >> 14) & 0x01) & ((b >> 10) & 0x01);
|
|
u_wallace_cska16_fa21_xor0 = ((u_wallace_cska16_fa20_or0 >> 0) & 0x01) ^ ((u_wallace_cska16_and_15_9 >> 0) & 0x01);
|
|
u_wallace_cska16_fa21_and0 = ((u_wallace_cska16_fa20_or0 >> 0) & 0x01) & ((u_wallace_cska16_and_15_9 >> 0) & 0x01);
|
|
u_wallace_cska16_fa21_xor1 = ((u_wallace_cska16_fa21_xor0 >> 0) & 0x01) ^ ((u_wallace_cska16_and_14_10 >> 0) & 0x01);
|
|
u_wallace_cska16_fa21_and1 = ((u_wallace_cska16_fa21_xor0 >> 0) & 0x01) & ((u_wallace_cska16_and_14_10 >> 0) & 0x01);
|
|
u_wallace_cska16_fa21_or0 = ((u_wallace_cska16_fa21_and0 >> 0) & 0x01) | ((u_wallace_cska16_fa21_and1 >> 0) & 0x01);
|
|
u_wallace_cska16_and_15_10 = ((a >> 15) & 0x01) & ((b >> 10) & 0x01);
|
|
u_wallace_cska16_and_14_11 = ((a >> 14) & 0x01) & ((b >> 11) & 0x01);
|
|
u_wallace_cska16_fa22_xor0 = ((u_wallace_cska16_fa21_or0 >> 0) & 0x01) ^ ((u_wallace_cska16_and_15_10 >> 0) & 0x01);
|
|
u_wallace_cska16_fa22_and0 = ((u_wallace_cska16_fa21_or0 >> 0) & 0x01) & ((u_wallace_cska16_and_15_10 >> 0) & 0x01);
|
|
u_wallace_cska16_fa22_xor1 = ((u_wallace_cska16_fa22_xor0 >> 0) & 0x01) ^ ((u_wallace_cska16_and_14_11 >> 0) & 0x01);
|
|
u_wallace_cska16_fa22_and1 = ((u_wallace_cska16_fa22_xor0 >> 0) & 0x01) & ((u_wallace_cska16_and_14_11 >> 0) & 0x01);
|
|
u_wallace_cska16_fa22_or0 = ((u_wallace_cska16_fa22_and0 >> 0) & 0x01) | ((u_wallace_cska16_fa22_and1 >> 0) & 0x01);
|
|
u_wallace_cska16_and_15_11 = ((a >> 15) & 0x01) & ((b >> 11) & 0x01);
|
|
u_wallace_cska16_and_14_12 = ((a >> 14) & 0x01) & ((b >> 12) & 0x01);
|
|
u_wallace_cska16_fa23_xor0 = ((u_wallace_cska16_fa22_or0 >> 0) & 0x01) ^ ((u_wallace_cska16_and_15_11 >> 0) & 0x01);
|
|
u_wallace_cska16_fa23_and0 = ((u_wallace_cska16_fa22_or0 >> 0) & 0x01) & ((u_wallace_cska16_and_15_11 >> 0) & 0x01);
|
|
u_wallace_cska16_fa23_xor1 = ((u_wallace_cska16_fa23_xor0 >> 0) & 0x01) ^ ((u_wallace_cska16_and_14_12 >> 0) & 0x01);
|
|
u_wallace_cska16_fa23_and1 = ((u_wallace_cska16_fa23_xor0 >> 0) & 0x01) & ((u_wallace_cska16_and_14_12 >> 0) & 0x01);
|
|
u_wallace_cska16_fa23_or0 = ((u_wallace_cska16_fa23_and0 >> 0) & 0x01) | ((u_wallace_cska16_fa23_and1 >> 0) & 0x01);
|
|
u_wallace_cska16_and_15_12 = ((a >> 15) & 0x01) & ((b >> 12) & 0x01);
|
|
u_wallace_cska16_and_14_13 = ((a >> 14) & 0x01) & ((b >> 13) & 0x01);
|
|
u_wallace_cska16_fa24_xor0 = ((u_wallace_cska16_fa23_or0 >> 0) & 0x01) ^ ((u_wallace_cska16_and_15_12 >> 0) & 0x01);
|
|
u_wallace_cska16_fa24_and0 = ((u_wallace_cska16_fa23_or0 >> 0) & 0x01) & ((u_wallace_cska16_and_15_12 >> 0) & 0x01);
|
|
u_wallace_cska16_fa24_xor1 = ((u_wallace_cska16_fa24_xor0 >> 0) & 0x01) ^ ((u_wallace_cska16_and_14_13 >> 0) & 0x01);
|
|
u_wallace_cska16_fa24_and1 = ((u_wallace_cska16_fa24_xor0 >> 0) & 0x01) & ((u_wallace_cska16_and_14_13 >> 0) & 0x01);
|
|
u_wallace_cska16_fa24_or0 = ((u_wallace_cska16_fa24_and0 >> 0) & 0x01) | ((u_wallace_cska16_fa24_and1 >> 0) & 0x01);
|
|
u_wallace_cska16_and_15_13 = ((a >> 15) & 0x01) & ((b >> 13) & 0x01);
|
|
u_wallace_cska16_and_14_14 = ((a >> 14) & 0x01) & ((b >> 14) & 0x01);
|
|
u_wallace_cska16_fa25_xor0 = ((u_wallace_cska16_fa24_or0 >> 0) & 0x01) ^ ((u_wallace_cska16_and_15_13 >> 0) & 0x01);
|
|
u_wallace_cska16_fa25_and0 = ((u_wallace_cska16_fa24_or0 >> 0) & 0x01) & ((u_wallace_cska16_and_15_13 >> 0) & 0x01);
|
|
u_wallace_cska16_fa25_xor1 = ((u_wallace_cska16_fa25_xor0 >> 0) & 0x01) ^ ((u_wallace_cska16_and_14_14 >> 0) & 0x01);
|
|
u_wallace_cska16_fa25_and1 = ((u_wallace_cska16_fa25_xor0 >> 0) & 0x01) & ((u_wallace_cska16_and_14_14 >> 0) & 0x01);
|
|
u_wallace_cska16_fa25_or0 = ((u_wallace_cska16_fa25_and0 >> 0) & 0x01) | ((u_wallace_cska16_fa25_and1 >> 0) & 0x01);
|
|
u_wallace_cska16_and_1_2 = ((a >> 1) & 0x01) & ((b >> 2) & 0x01);
|
|
u_wallace_cska16_and_0_3 = ((a >> 0) & 0x01) & ((b >> 3) & 0x01);
|
|
u_wallace_cska16_ha1_xor0 = ((u_wallace_cska16_and_1_2 >> 0) & 0x01) ^ ((u_wallace_cska16_and_0_3 >> 0) & 0x01);
|
|
u_wallace_cska16_ha1_and0 = ((u_wallace_cska16_and_1_2 >> 0) & 0x01) & ((u_wallace_cska16_and_0_3 >> 0) & 0x01);
|
|
u_wallace_cska16_and_2_2 = ((a >> 2) & 0x01) & ((b >> 2) & 0x01);
|
|
u_wallace_cska16_and_1_3 = ((a >> 1) & 0x01) & ((b >> 3) & 0x01);
|
|
u_wallace_cska16_fa26_xor0 = ((u_wallace_cska16_ha1_and0 >> 0) & 0x01) ^ ((u_wallace_cska16_and_2_2 >> 0) & 0x01);
|
|
u_wallace_cska16_fa26_and0 = ((u_wallace_cska16_ha1_and0 >> 0) & 0x01) & ((u_wallace_cska16_and_2_2 >> 0) & 0x01);
|
|
u_wallace_cska16_fa26_xor1 = ((u_wallace_cska16_fa26_xor0 >> 0) & 0x01) ^ ((u_wallace_cska16_and_1_3 >> 0) & 0x01);
|
|
u_wallace_cska16_fa26_and1 = ((u_wallace_cska16_fa26_xor0 >> 0) & 0x01) & ((u_wallace_cska16_and_1_3 >> 0) & 0x01);
|
|
u_wallace_cska16_fa26_or0 = ((u_wallace_cska16_fa26_and0 >> 0) & 0x01) | ((u_wallace_cska16_fa26_and1 >> 0) & 0x01);
|
|
u_wallace_cska16_and_3_2 = ((a >> 3) & 0x01) & ((b >> 2) & 0x01);
|
|
u_wallace_cska16_and_2_3 = ((a >> 2) & 0x01) & ((b >> 3) & 0x01);
|
|
u_wallace_cska16_fa27_xor0 = ((u_wallace_cska16_fa26_or0 >> 0) & 0x01) ^ ((u_wallace_cska16_and_3_2 >> 0) & 0x01);
|
|
u_wallace_cska16_fa27_and0 = ((u_wallace_cska16_fa26_or0 >> 0) & 0x01) & ((u_wallace_cska16_and_3_2 >> 0) & 0x01);
|
|
u_wallace_cska16_fa27_xor1 = ((u_wallace_cska16_fa27_xor0 >> 0) & 0x01) ^ ((u_wallace_cska16_and_2_3 >> 0) & 0x01);
|
|
u_wallace_cska16_fa27_and1 = ((u_wallace_cska16_fa27_xor0 >> 0) & 0x01) & ((u_wallace_cska16_and_2_3 >> 0) & 0x01);
|
|
u_wallace_cska16_fa27_or0 = ((u_wallace_cska16_fa27_and0 >> 0) & 0x01) | ((u_wallace_cska16_fa27_and1 >> 0) & 0x01);
|
|
u_wallace_cska16_and_4_2 = ((a >> 4) & 0x01) & ((b >> 2) & 0x01);
|
|
u_wallace_cska16_and_3_3 = ((a >> 3) & 0x01) & ((b >> 3) & 0x01);
|
|
u_wallace_cska16_fa28_xor0 = ((u_wallace_cska16_fa27_or0 >> 0) & 0x01) ^ ((u_wallace_cska16_and_4_2 >> 0) & 0x01);
|
|
u_wallace_cska16_fa28_and0 = ((u_wallace_cska16_fa27_or0 >> 0) & 0x01) & ((u_wallace_cska16_and_4_2 >> 0) & 0x01);
|
|
u_wallace_cska16_fa28_xor1 = ((u_wallace_cska16_fa28_xor0 >> 0) & 0x01) ^ ((u_wallace_cska16_and_3_3 >> 0) & 0x01);
|
|
u_wallace_cska16_fa28_and1 = ((u_wallace_cska16_fa28_xor0 >> 0) & 0x01) & ((u_wallace_cska16_and_3_3 >> 0) & 0x01);
|
|
u_wallace_cska16_fa28_or0 = ((u_wallace_cska16_fa28_and0 >> 0) & 0x01) | ((u_wallace_cska16_fa28_and1 >> 0) & 0x01);
|
|
u_wallace_cska16_and_5_2 = ((a >> 5) & 0x01) & ((b >> 2) & 0x01);
|
|
u_wallace_cska16_and_4_3 = ((a >> 4) & 0x01) & ((b >> 3) & 0x01);
|
|
u_wallace_cska16_fa29_xor0 = ((u_wallace_cska16_fa28_or0 >> 0) & 0x01) ^ ((u_wallace_cska16_and_5_2 >> 0) & 0x01);
|
|
u_wallace_cska16_fa29_and0 = ((u_wallace_cska16_fa28_or0 >> 0) & 0x01) & ((u_wallace_cska16_and_5_2 >> 0) & 0x01);
|
|
u_wallace_cska16_fa29_xor1 = ((u_wallace_cska16_fa29_xor0 >> 0) & 0x01) ^ ((u_wallace_cska16_and_4_3 >> 0) & 0x01);
|
|
u_wallace_cska16_fa29_and1 = ((u_wallace_cska16_fa29_xor0 >> 0) & 0x01) & ((u_wallace_cska16_and_4_3 >> 0) & 0x01);
|
|
u_wallace_cska16_fa29_or0 = ((u_wallace_cska16_fa29_and0 >> 0) & 0x01) | ((u_wallace_cska16_fa29_and1 >> 0) & 0x01);
|
|
u_wallace_cska16_and_6_2 = ((a >> 6) & 0x01) & ((b >> 2) & 0x01);
|
|
u_wallace_cska16_and_5_3 = ((a >> 5) & 0x01) & ((b >> 3) & 0x01);
|
|
u_wallace_cska16_fa30_xor0 = ((u_wallace_cska16_fa29_or0 >> 0) & 0x01) ^ ((u_wallace_cska16_and_6_2 >> 0) & 0x01);
|
|
u_wallace_cska16_fa30_and0 = ((u_wallace_cska16_fa29_or0 >> 0) & 0x01) & ((u_wallace_cska16_and_6_2 >> 0) & 0x01);
|
|
u_wallace_cska16_fa30_xor1 = ((u_wallace_cska16_fa30_xor0 >> 0) & 0x01) ^ ((u_wallace_cska16_and_5_3 >> 0) & 0x01);
|
|
u_wallace_cska16_fa30_and1 = ((u_wallace_cska16_fa30_xor0 >> 0) & 0x01) & ((u_wallace_cska16_and_5_3 >> 0) & 0x01);
|
|
u_wallace_cska16_fa30_or0 = ((u_wallace_cska16_fa30_and0 >> 0) & 0x01) | ((u_wallace_cska16_fa30_and1 >> 0) & 0x01);
|
|
u_wallace_cska16_and_7_2 = ((a >> 7) & 0x01) & ((b >> 2) & 0x01);
|
|
u_wallace_cska16_and_6_3 = ((a >> 6) & 0x01) & ((b >> 3) & 0x01);
|
|
u_wallace_cska16_fa31_xor0 = ((u_wallace_cska16_fa30_or0 >> 0) & 0x01) ^ ((u_wallace_cska16_and_7_2 >> 0) & 0x01);
|
|
u_wallace_cska16_fa31_and0 = ((u_wallace_cska16_fa30_or0 >> 0) & 0x01) & ((u_wallace_cska16_and_7_2 >> 0) & 0x01);
|
|
u_wallace_cska16_fa31_xor1 = ((u_wallace_cska16_fa31_xor0 >> 0) & 0x01) ^ ((u_wallace_cska16_and_6_3 >> 0) & 0x01);
|
|
u_wallace_cska16_fa31_and1 = ((u_wallace_cska16_fa31_xor0 >> 0) & 0x01) & ((u_wallace_cska16_and_6_3 >> 0) & 0x01);
|
|
u_wallace_cska16_fa31_or0 = ((u_wallace_cska16_fa31_and0 >> 0) & 0x01) | ((u_wallace_cska16_fa31_and1 >> 0) & 0x01);
|
|
u_wallace_cska16_and_8_2 = ((a >> 8) & 0x01) & ((b >> 2) & 0x01);
|
|
u_wallace_cska16_and_7_3 = ((a >> 7) & 0x01) & ((b >> 3) & 0x01);
|
|
u_wallace_cska16_fa32_xor0 = ((u_wallace_cska16_fa31_or0 >> 0) & 0x01) ^ ((u_wallace_cska16_and_8_2 >> 0) & 0x01);
|
|
u_wallace_cska16_fa32_and0 = ((u_wallace_cska16_fa31_or0 >> 0) & 0x01) & ((u_wallace_cska16_and_8_2 >> 0) & 0x01);
|
|
u_wallace_cska16_fa32_xor1 = ((u_wallace_cska16_fa32_xor0 >> 0) & 0x01) ^ ((u_wallace_cska16_and_7_3 >> 0) & 0x01);
|
|
u_wallace_cska16_fa32_and1 = ((u_wallace_cska16_fa32_xor0 >> 0) & 0x01) & ((u_wallace_cska16_and_7_3 >> 0) & 0x01);
|
|
u_wallace_cska16_fa32_or0 = ((u_wallace_cska16_fa32_and0 >> 0) & 0x01) | ((u_wallace_cska16_fa32_and1 >> 0) & 0x01);
|
|
u_wallace_cska16_and_9_2 = ((a >> 9) & 0x01) & ((b >> 2) & 0x01);
|
|
u_wallace_cska16_and_8_3 = ((a >> 8) & 0x01) & ((b >> 3) & 0x01);
|
|
u_wallace_cska16_fa33_xor0 = ((u_wallace_cska16_fa32_or0 >> 0) & 0x01) ^ ((u_wallace_cska16_and_9_2 >> 0) & 0x01);
|
|
u_wallace_cska16_fa33_and0 = ((u_wallace_cska16_fa32_or0 >> 0) & 0x01) & ((u_wallace_cska16_and_9_2 >> 0) & 0x01);
|
|
u_wallace_cska16_fa33_xor1 = ((u_wallace_cska16_fa33_xor0 >> 0) & 0x01) ^ ((u_wallace_cska16_and_8_3 >> 0) & 0x01);
|
|
u_wallace_cska16_fa33_and1 = ((u_wallace_cska16_fa33_xor0 >> 0) & 0x01) & ((u_wallace_cska16_and_8_3 >> 0) & 0x01);
|
|
u_wallace_cska16_fa33_or0 = ((u_wallace_cska16_fa33_and0 >> 0) & 0x01) | ((u_wallace_cska16_fa33_and1 >> 0) & 0x01);
|
|
u_wallace_cska16_and_10_2 = ((a >> 10) & 0x01) & ((b >> 2) & 0x01);
|
|
u_wallace_cska16_and_9_3 = ((a >> 9) & 0x01) & ((b >> 3) & 0x01);
|
|
u_wallace_cska16_fa34_xor0 = ((u_wallace_cska16_fa33_or0 >> 0) & 0x01) ^ ((u_wallace_cska16_and_10_2 >> 0) & 0x01);
|
|
u_wallace_cska16_fa34_and0 = ((u_wallace_cska16_fa33_or0 >> 0) & 0x01) & ((u_wallace_cska16_and_10_2 >> 0) & 0x01);
|
|
u_wallace_cska16_fa34_xor1 = ((u_wallace_cska16_fa34_xor0 >> 0) & 0x01) ^ ((u_wallace_cska16_and_9_3 >> 0) & 0x01);
|
|
u_wallace_cska16_fa34_and1 = ((u_wallace_cska16_fa34_xor0 >> 0) & 0x01) & ((u_wallace_cska16_and_9_3 >> 0) & 0x01);
|
|
u_wallace_cska16_fa34_or0 = ((u_wallace_cska16_fa34_and0 >> 0) & 0x01) | ((u_wallace_cska16_fa34_and1 >> 0) & 0x01);
|
|
u_wallace_cska16_and_11_2 = ((a >> 11) & 0x01) & ((b >> 2) & 0x01);
|
|
u_wallace_cska16_and_10_3 = ((a >> 10) & 0x01) & ((b >> 3) & 0x01);
|
|
u_wallace_cska16_fa35_xor0 = ((u_wallace_cska16_fa34_or0 >> 0) & 0x01) ^ ((u_wallace_cska16_and_11_2 >> 0) & 0x01);
|
|
u_wallace_cska16_fa35_and0 = ((u_wallace_cska16_fa34_or0 >> 0) & 0x01) & ((u_wallace_cska16_and_11_2 >> 0) & 0x01);
|
|
u_wallace_cska16_fa35_xor1 = ((u_wallace_cska16_fa35_xor0 >> 0) & 0x01) ^ ((u_wallace_cska16_and_10_3 >> 0) & 0x01);
|
|
u_wallace_cska16_fa35_and1 = ((u_wallace_cska16_fa35_xor0 >> 0) & 0x01) & ((u_wallace_cska16_and_10_3 >> 0) & 0x01);
|
|
u_wallace_cska16_fa35_or0 = ((u_wallace_cska16_fa35_and0 >> 0) & 0x01) | ((u_wallace_cska16_fa35_and1 >> 0) & 0x01);
|
|
u_wallace_cska16_and_12_2 = ((a >> 12) & 0x01) & ((b >> 2) & 0x01);
|
|
u_wallace_cska16_and_11_3 = ((a >> 11) & 0x01) & ((b >> 3) & 0x01);
|
|
u_wallace_cska16_fa36_xor0 = ((u_wallace_cska16_fa35_or0 >> 0) & 0x01) ^ ((u_wallace_cska16_and_12_2 >> 0) & 0x01);
|
|
u_wallace_cska16_fa36_and0 = ((u_wallace_cska16_fa35_or0 >> 0) & 0x01) & ((u_wallace_cska16_and_12_2 >> 0) & 0x01);
|
|
u_wallace_cska16_fa36_xor1 = ((u_wallace_cska16_fa36_xor0 >> 0) & 0x01) ^ ((u_wallace_cska16_and_11_3 >> 0) & 0x01);
|
|
u_wallace_cska16_fa36_and1 = ((u_wallace_cska16_fa36_xor0 >> 0) & 0x01) & ((u_wallace_cska16_and_11_3 >> 0) & 0x01);
|
|
u_wallace_cska16_fa36_or0 = ((u_wallace_cska16_fa36_and0 >> 0) & 0x01) | ((u_wallace_cska16_fa36_and1 >> 0) & 0x01);
|
|
u_wallace_cska16_and_13_2 = ((a >> 13) & 0x01) & ((b >> 2) & 0x01);
|
|
u_wallace_cska16_and_12_3 = ((a >> 12) & 0x01) & ((b >> 3) & 0x01);
|
|
u_wallace_cska16_fa37_xor0 = ((u_wallace_cska16_fa36_or0 >> 0) & 0x01) ^ ((u_wallace_cska16_and_13_2 >> 0) & 0x01);
|
|
u_wallace_cska16_fa37_and0 = ((u_wallace_cska16_fa36_or0 >> 0) & 0x01) & ((u_wallace_cska16_and_13_2 >> 0) & 0x01);
|
|
u_wallace_cska16_fa37_xor1 = ((u_wallace_cska16_fa37_xor0 >> 0) & 0x01) ^ ((u_wallace_cska16_and_12_3 >> 0) & 0x01);
|
|
u_wallace_cska16_fa37_and1 = ((u_wallace_cska16_fa37_xor0 >> 0) & 0x01) & ((u_wallace_cska16_and_12_3 >> 0) & 0x01);
|
|
u_wallace_cska16_fa37_or0 = ((u_wallace_cska16_fa37_and0 >> 0) & 0x01) | ((u_wallace_cska16_fa37_and1 >> 0) & 0x01);
|
|
u_wallace_cska16_and_13_3 = ((a >> 13) & 0x01) & ((b >> 3) & 0x01);
|
|
u_wallace_cska16_and_12_4 = ((a >> 12) & 0x01) & ((b >> 4) & 0x01);
|
|
u_wallace_cska16_fa38_xor0 = ((u_wallace_cska16_fa37_or0 >> 0) & 0x01) ^ ((u_wallace_cska16_and_13_3 >> 0) & 0x01);
|
|
u_wallace_cska16_fa38_and0 = ((u_wallace_cska16_fa37_or0 >> 0) & 0x01) & ((u_wallace_cska16_and_13_3 >> 0) & 0x01);
|
|
u_wallace_cska16_fa38_xor1 = ((u_wallace_cska16_fa38_xor0 >> 0) & 0x01) ^ ((u_wallace_cska16_and_12_4 >> 0) & 0x01);
|
|
u_wallace_cska16_fa38_and1 = ((u_wallace_cska16_fa38_xor0 >> 0) & 0x01) & ((u_wallace_cska16_and_12_4 >> 0) & 0x01);
|
|
u_wallace_cska16_fa38_or0 = ((u_wallace_cska16_fa38_and0 >> 0) & 0x01) | ((u_wallace_cska16_fa38_and1 >> 0) & 0x01);
|
|
u_wallace_cska16_and_13_4 = ((a >> 13) & 0x01) & ((b >> 4) & 0x01);
|
|
u_wallace_cska16_and_12_5 = ((a >> 12) & 0x01) & ((b >> 5) & 0x01);
|
|
u_wallace_cska16_fa39_xor0 = ((u_wallace_cska16_fa38_or0 >> 0) & 0x01) ^ ((u_wallace_cska16_and_13_4 >> 0) & 0x01);
|
|
u_wallace_cska16_fa39_and0 = ((u_wallace_cska16_fa38_or0 >> 0) & 0x01) & ((u_wallace_cska16_and_13_4 >> 0) & 0x01);
|
|
u_wallace_cska16_fa39_xor1 = ((u_wallace_cska16_fa39_xor0 >> 0) & 0x01) ^ ((u_wallace_cska16_and_12_5 >> 0) & 0x01);
|
|
u_wallace_cska16_fa39_and1 = ((u_wallace_cska16_fa39_xor0 >> 0) & 0x01) & ((u_wallace_cska16_and_12_5 >> 0) & 0x01);
|
|
u_wallace_cska16_fa39_or0 = ((u_wallace_cska16_fa39_and0 >> 0) & 0x01) | ((u_wallace_cska16_fa39_and1 >> 0) & 0x01);
|
|
u_wallace_cska16_and_13_5 = ((a >> 13) & 0x01) & ((b >> 5) & 0x01);
|
|
u_wallace_cska16_and_12_6 = ((a >> 12) & 0x01) & ((b >> 6) & 0x01);
|
|
u_wallace_cska16_fa40_xor0 = ((u_wallace_cska16_fa39_or0 >> 0) & 0x01) ^ ((u_wallace_cska16_and_13_5 >> 0) & 0x01);
|
|
u_wallace_cska16_fa40_and0 = ((u_wallace_cska16_fa39_or0 >> 0) & 0x01) & ((u_wallace_cska16_and_13_5 >> 0) & 0x01);
|
|
u_wallace_cska16_fa40_xor1 = ((u_wallace_cska16_fa40_xor0 >> 0) & 0x01) ^ ((u_wallace_cska16_and_12_6 >> 0) & 0x01);
|
|
u_wallace_cska16_fa40_and1 = ((u_wallace_cska16_fa40_xor0 >> 0) & 0x01) & ((u_wallace_cska16_and_12_6 >> 0) & 0x01);
|
|
u_wallace_cska16_fa40_or0 = ((u_wallace_cska16_fa40_and0 >> 0) & 0x01) | ((u_wallace_cska16_fa40_and1 >> 0) & 0x01);
|
|
u_wallace_cska16_and_13_6 = ((a >> 13) & 0x01) & ((b >> 6) & 0x01);
|
|
u_wallace_cska16_and_12_7 = ((a >> 12) & 0x01) & ((b >> 7) & 0x01);
|
|
u_wallace_cska16_fa41_xor0 = ((u_wallace_cska16_fa40_or0 >> 0) & 0x01) ^ ((u_wallace_cska16_and_13_6 >> 0) & 0x01);
|
|
u_wallace_cska16_fa41_and0 = ((u_wallace_cska16_fa40_or0 >> 0) & 0x01) & ((u_wallace_cska16_and_13_6 >> 0) & 0x01);
|
|
u_wallace_cska16_fa41_xor1 = ((u_wallace_cska16_fa41_xor0 >> 0) & 0x01) ^ ((u_wallace_cska16_and_12_7 >> 0) & 0x01);
|
|
u_wallace_cska16_fa41_and1 = ((u_wallace_cska16_fa41_xor0 >> 0) & 0x01) & ((u_wallace_cska16_and_12_7 >> 0) & 0x01);
|
|
u_wallace_cska16_fa41_or0 = ((u_wallace_cska16_fa41_and0 >> 0) & 0x01) | ((u_wallace_cska16_fa41_and1 >> 0) & 0x01);
|
|
u_wallace_cska16_and_13_7 = ((a >> 13) & 0x01) & ((b >> 7) & 0x01);
|
|
u_wallace_cska16_and_12_8 = ((a >> 12) & 0x01) & ((b >> 8) & 0x01);
|
|
u_wallace_cska16_fa42_xor0 = ((u_wallace_cska16_fa41_or0 >> 0) & 0x01) ^ ((u_wallace_cska16_and_13_7 >> 0) & 0x01);
|
|
u_wallace_cska16_fa42_and0 = ((u_wallace_cska16_fa41_or0 >> 0) & 0x01) & ((u_wallace_cska16_and_13_7 >> 0) & 0x01);
|
|
u_wallace_cska16_fa42_xor1 = ((u_wallace_cska16_fa42_xor0 >> 0) & 0x01) ^ ((u_wallace_cska16_and_12_8 >> 0) & 0x01);
|
|
u_wallace_cska16_fa42_and1 = ((u_wallace_cska16_fa42_xor0 >> 0) & 0x01) & ((u_wallace_cska16_and_12_8 >> 0) & 0x01);
|
|
u_wallace_cska16_fa42_or0 = ((u_wallace_cska16_fa42_and0 >> 0) & 0x01) | ((u_wallace_cska16_fa42_and1 >> 0) & 0x01);
|
|
u_wallace_cska16_and_13_8 = ((a >> 13) & 0x01) & ((b >> 8) & 0x01);
|
|
u_wallace_cska16_and_12_9 = ((a >> 12) & 0x01) & ((b >> 9) & 0x01);
|
|
u_wallace_cska16_fa43_xor0 = ((u_wallace_cska16_fa42_or0 >> 0) & 0x01) ^ ((u_wallace_cska16_and_13_8 >> 0) & 0x01);
|
|
u_wallace_cska16_fa43_and0 = ((u_wallace_cska16_fa42_or0 >> 0) & 0x01) & ((u_wallace_cska16_and_13_8 >> 0) & 0x01);
|
|
u_wallace_cska16_fa43_xor1 = ((u_wallace_cska16_fa43_xor0 >> 0) & 0x01) ^ ((u_wallace_cska16_and_12_9 >> 0) & 0x01);
|
|
u_wallace_cska16_fa43_and1 = ((u_wallace_cska16_fa43_xor0 >> 0) & 0x01) & ((u_wallace_cska16_and_12_9 >> 0) & 0x01);
|
|
u_wallace_cska16_fa43_or0 = ((u_wallace_cska16_fa43_and0 >> 0) & 0x01) | ((u_wallace_cska16_fa43_and1 >> 0) & 0x01);
|
|
u_wallace_cska16_and_13_9 = ((a >> 13) & 0x01) & ((b >> 9) & 0x01);
|
|
u_wallace_cska16_and_12_10 = ((a >> 12) & 0x01) & ((b >> 10) & 0x01);
|
|
u_wallace_cska16_fa44_xor0 = ((u_wallace_cska16_fa43_or0 >> 0) & 0x01) ^ ((u_wallace_cska16_and_13_9 >> 0) & 0x01);
|
|
u_wallace_cska16_fa44_and0 = ((u_wallace_cska16_fa43_or0 >> 0) & 0x01) & ((u_wallace_cska16_and_13_9 >> 0) & 0x01);
|
|
u_wallace_cska16_fa44_xor1 = ((u_wallace_cska16_fa44_xor0 >> 0) & 0x01) ^ ((u_wallace_cska16_and_12_10 >> 0) & 0x01);
|
|
u_wallace_cska16_fa44_and1 = ((u_wallace_cska16_fa44_xor0 >> 0) & 0x01) & ((u_wallace_cska16_and_12_10 >> 0) & 0x01);
|
|
u_wallace_cska16_fa44_or0 = ((u_wallace_cska16_fa44_and0 >> 0) & 0x01) | ((u_wallace_cska16_fa44_and1 >> 0) & 0x01);
|
|
u_wallace_cska16_and_13_10 = ((a >> 13) & 0x01) & ((b >> 10) & 0x01);
|
|
u_wallace_cska16_and_12_11 = ((a >> 12) & 0x01) & ((b >> 11) & 0x01);
|
|
u_wallace_cska16_fa45_xor0 = ((u_wallace_cska16_fa44_or0 >> 0) & 0x01) ^ ((u_wallace_cska16_and_13_10 >> 0) & 0x01);
|
|
u_wallace_cska16_fa45_and0 = ((u_wallace_cska16_fa44_or0 >> 0) & 0x01) & ((u_wallace_cska16_and_13_10 >> 0) & 0x01);
|
|
u_wallace_cska16_fa45_xor1 = ((u_wallace_cska16_fa45_xor0 >> 0) & 0x01) ^ ((u_wallace_cska16_and_12_11 >> 0) & 0x01);
|
|
u_wallace_cska16_fa45_and1 = ((u_wallace_cska16_fa45_xor0 >> 0) & 0x01) & ((u_wallace_cska16_and_12_11 >> 0) & 0x01);
|
|
u_wallace_cska16_fa45_or0 = ((u_wallace_cska16_fa45_and0 >> 0) & 0x01) | ((u_wallace_cska16_fa45_and1 >> 0) & 0x01);
|
|
u_wallace_cska16_and_13_11 = ((a >> 13) & 0x01) & ((b >> 11) & 0x01);
|
|
u_wallace_cska16_and_12_12 = ((a >> 12) & 0x01) & ((b >> 12) & 0x01);
|
|
u_wallace_cska16_fa46_xor0 = ((u_wallace_cska16_fa45_or0 >> 0) & 0x01) ^ ((u_wallace_cska16_and_13_11 >> 0) & 0x01);
|
|
u_wallace_cska16_fa46_and0 = ((u_wallace_cska16_fa45_or0 >> 0) & 0x01) & ((u_wallace_cska16_and_13_11 >> 0) & 0x01);
|
|
u_wallace_cska16_fa46_xor1 = ((u_wallace_cska16_fa46_xor0 >> 0) & 0x01) ^ ((u_wallace_cska16_and_12_12 >> 0) & 0x01);
|
|
u_wallace_cska16_fa46_and1 = ((u_wallace_cska16_fa46_xor0 >> 0) & 0x01) & ((u_wallace_cska16_and_12_12 >> 0) & 0x01);
|
|
u_wallace_cska16_fa46_or0 = ((u_wallace_cska16_fa46_and0 >> 0) & 0x01) | ((u_wallace_cska16_fa46_and1 >> 0) & 0x01);
|
|
u_wallace_cska16_and_13_12 = ((a >> 13) & 0x01) & ((b >> 12) & 0x01);
|
|
u_wallace_cska16_and_12_13 = ((a >> 12) & 0x01) & ((b >> 13) & 0x01);
|
|
u_wallace_cska16_fa47_xor0 = ((u_wallace_cska16_fa46_or0 >> 0) & 0x01) ^ ((u_wallace_cska16_and_13_12 >> 0) & 0x01);
|
|
u_wallace_cska16_fa47_and0 = ((u_wallace_cska16_fa46_or0 >> 0) & 0x01) & ((u_wallace_cska16_and_13_12 >> 0) & 0x01);
|
|
u_wallace_cska16_fa47_xor1 = ((u_wallace_cska16_fa47_xor0 >> 0) & 0x01) ^ ((u_wallace_cska16_and_12_13 >> 0) & 0x01);
|
|
u_wallace_cska16_fa47_and1 = ((u_wallace_cska16_fa47_xor0 >> 0) & 0x01) & ((u_wallace_cska16_and_12_13 >> 0) & 0x01);
|
|
u_wallace_cska16_fa47_or0 = ((u_wallace_cska16_fa47_and0 >> 0) & 0x01) | ((u_wallace_cska16_fa47_and1 >> 0) & 0x01);
|
|
u_wallace_cska16_and_13_13 = ((a >> 13) & 0x01) & ((b >> 13) & 0x01);
|
|
u_wallace_cska16_and_12_14 = ((a >> 12) & 0x01) & ((b >> 14) & 0x01);
|
|
u_wallace_cska16_fa48_xor0 = ((u_wallace_cska16_fa47_or0 >> 0) & 0x01) ^ ((u_wallace_cska16_and_13_13 >> 0) & 0x01);
|
|
u_wallace_cska16_fa48_and0 = ((u_wallace_cska16_fa47_or0 >> 0) & 0x01) & ((u_wallace_cska16_and_13_13 >> 0) & 0x01);
|
|
u_wallace_cska16_fa48_xor1 = ((u_wallace_cska16_fa48_xor0 >> 0) & 0x01) ^ ((u_wallace_cska16_and_12_14 >> 0) & 0x01);
|
|
u_wallace_cska16_fa48_and1 = ((u_wallace_cska16_fa48_xor0 >> 0) & 0x01) & ((u_wallace_cska16_and_12_14 >> 0) & 0x01);
|
|
u_wallace_cska16_fa48_or0 = ((u_wallace_cska16_fa48_and0 >> 0) & 0x01) | ((u_wallace_cska16_fa48_and1 >> 0) & 0x01);
|
|
u_wallace_cska16_and_13_14 = ((a >> 13) & 0x01) & ((b >> 14) & 0x01);
|
|
u_wallace_cska16_and_12_15 = ((a >> 12) & 0x01) & ((b >> 15) & 0x01);
|
|
u_wallace_cska16_fa49_xor0 = ((u_wallace_cska16_fa48_or0 >> 0) & 0x01) ^ ((u_wallace_cska16_and_13_14 >> 0) & 0x01);
|
|
u_wallace_cska16_fa49_and0 = ((u_wallace_cska16_fa48_or0 >> 0) & 0x01) & ((u_wallace_cska16_and_13_14 >> 0) & 0x01);
|
|
u_wallace_cska16_fa49_xor1 = ((u_wallace_cska16_fa49_xor0 >> 0) & 0x01) ^ ((u_wallace_cska16_and_12_15 >> 0) & 0x01);
|
|
u_wallace_cska16_fa49_and1 = ((u_wallace_cska16_fa49_xor0 >> 0) & 0x01) & ((u_wallace_cska16_and_12_15 >> 0) & 0x01);
|
|
u_wallace_cska16_fa49_or0 = ((u_wallace_cska16_fa49_and0 >> 0) & 0x01) | ((u_wallace_cska16_fa49_and1 >> 0) & 0x01);
|
|
u_wallace_cska16_and_0_4 = ((a >> 0) & 0x01) & ((b >> 4) & 0x01);
|
|
u_wallace_cska16_ha2_xor0 = ((u_wallace_cska16_and_0_4 >> 0) & 0x01) ^ ((u_wallace_cska16_fa1_xor1 >> 0) & 0x01);
|
|
u_wallace_cska16_ha2_and0 = ((u_wallace_cska16_and_0_4 >> 0) & 0x01) & ((u_wallace_cska16_fa1_xor1 >> 0) & 0x01);
|
|
u_wallace_cska16_and_1_4 = ((a >> 1) & 0x01) & ((b >> 4) & 0x01);
|
|
u_wallace_cska16_and_0_5 = ((a >> 0) & 0x01) & ((b >> 5) & 0x01);
|
|
u_wallace_cska16_fa50_xor0 = ((u_wallace_cska16_ha2_and0 >> 0) & 0x01) ^ ((u_wallace_cska16_and_1_4 >> 0) & 0x01);
|
|
u_wallace_cska16_fa50_and0 = ((u_wallace_cska16_ha2_and0 >> 0) & 0x01) & ((u_wallace_cska16_and_1_4 >> 0) & 0x01);
|
|
u_wallace_cska16_fa50_xor1 = ((u_wallace_cska16_fa50_xor0 >> 0) & 0x01) ^ ((u_wallace_cska16_and_0_5 >> 0) & 0x01);
|
|
u_wallace_cska16_fa50_and1 = ((u_wallace_cska16_fa50_xor0 >> 0) & 0x01) & ((u_wallace_cska16_and_0_5 >> 0) & 0x01);
|
|
u_wallace_cska16_fa50_or0 = ((u_wallace_cska16_fa50_and0 >> 0) & 0x01) | ((u_wallace_cska16_fa50_and1 >> 0) & 0x01);
|
|
u_wallace_cska16_and_2_4 = ((a >> 2) & 0x01) & ((b >> 4) & 0x01);
|
|
u_wallace_cska16_and_1_5 = ((a >> 1) & 0x01) & ((b >> 5) & 0x01);
|
|
u_wallace_cska16_fa51_xor0 = ((u_wallace_cska16_fa50_or0 >> 0) & 0x01) ^ ((u_wallace_cska16_and_2_4 >> 0) & 0x01);
|
|
u_wallace_cska16_fa51_and0 = ((u_wallace_cska16_fa50_or0 >> 0) & 0x01) & ((u_wallace_cska16_and_2_4 >> 0) & 0x01);
|
|
u_wallace_cska16_fa51_xor1 = ((u_wallace_cska16_fa51_xor0 >> 0) & 0x01) ^ ((u_wallace_cska16_and_1_5 >> 0) & 0x01);
|
|
u_wallace_cska16_fa51_and1 = ((u_wallace_cska16_fa51_xor0 >> 0) & 0x01) & ((u_wallace_cska16_and_1_5 >> 0) & 0x01);
|
|
u_wallace_cska16_fa51_or0 = ((u_wallace_cska16_fa51_and0 >> 0) & 0x01) | ((u_wallace_cska16_fa51_and1 >> 0) & 0x01);
|
|
u_wallace_cska16_and_3_4 = ((a >> 3) & 0x01) & ((b >> 4) & 0x01);
|
|
u_wallace_cska16_and_2_5 = ((a >> 2) & 0x01) & ((b >> 5) & 0x01);
|
|
u_wallace_cska16_fa52_xor0 = ((u_wallace_cska16_fa51_or0 >> 0) & 0x01) ^ ((u_wallace_cska16_and_3_4 >> 0) & 0x01);
|
|
u_wallace_cska16_fa52_and0 = ((u_wallace_cska16_fa51_or0 >> 0) & 0x01) & ((u_wallace_cska16_and_3_4 >> 0) & 0x01);
|
|
u_wallace_cska16_fa52_xor1 = ((u_wallace_cska16_fa52_xor0 >> 0) & 0x01) ^ ((u_wallace_cska16_and_2_5 >> 0) & 0x01);
|
|
u_wallace_cska16_fa52_and1 = ((u_wallace_cska16_fa52_xor0 >> 0) & 0x01) & ((u_wallace_cska16_and_2_5 >> 0) & 0x01);
|
|
u_wallace_cska16_fa52_or0 = ((u_wallace_cska16_fa52_and0 >> 0) & 0x01) | ((u_wallace_cska16_fa52_and1 >> 0) & 0x01);
|
|
u_wallace_cska16_and_4_4 = ((a >> 4) & 0x01) & ((b >> 4) & 0x01);
|
|
u_wallace_cska16_and_3_5 = ((a >> 3) & 0x01) & ((b >> 5) & 0x01);
|
|
u_wallace_cska16_fa53_xor0 = ((u_wallace_cska16_fa52_or0 >> 0) & 0x01) ^ ((u_wallace_cska16_and_4_4 >> 0) & 0x01);
|
|
u_wallace_cska16_fa53_and0 = ((u_wallace_cska16_fa52_or0 >> 0) & 0x01) & ((u_wallace_cska16_and_4_4 >> 0) & 0x01);
|
|
u_wallace_cska16_fa53_xor1 = ((u_wallace_cska16_fa53_xor0 >> 0) & 0x01) ^ ((u_wallace_cska16_and_3_5 >> 0) & 0x01);
|
|
u_wallace_cska16_fa53_and1 = ((u_wallace_cska16_fa53_xor0 >> 0) & 0x01) & ((u_wallace_cska16_and_3_5 >> 0) & 0x01);
|
|
u_wallace_cska16_fa53_or0 = ((u_wallace_cska16_fa53_and0 >> 0) & 0x01) | ((u_wallace_cska16_fa53_and1 >> 0) & 0x01);
|
|
u_wallace_cska16_and_5_4 = ((a >> 5) & 0x01) & ((b >> 4) & 0x01);
|
|
u_wallace_cska16_and_4_5 = ((a >> 4) & 0x01) & ((b >> 5) & 0x01);
|
|
u_wallace_cska16_fa54_xor0 = ((u_wallace_cska16_fa53_or0 >> 0) & 0x01) ^ ((u_wallace_cska16_and_5_4 >> 0) & 0x01);
|
|
u_wallace_cska16_fa54_and0 = ((u_wallace_cska16_fa53_or0 >> 0) & 0x01) & ((u_wallace_cska16_and_5_4 >> 0) & 0x01);
|
|
u_wallace_cska16_fa54_xor1 = ((u_wallace_cska16_fa54_xor0 >> 0) & 0x01) ^ ((u_wallace_cska16_and_4_5 >> 0) & 0x01);
|
|
u_wallace_cska16_fa54_and1 = ((u_wallace_cska16_fa54_xor0 >> 0) & 0x01) & ((u_wallace_cska16_and_4_5 >> 0) & 0x01);
|
|
u_wallace_cska16_fa54_or0 = ((u_wallace_cska16_fa54_and0 >> 0) & 0x01) | ((u_wallace_cska16_fa54_and1 >> 0) & 0x01);
|
|
u_wallace_cska16_and_6_4 = ((a >> 6) & 0x01) & ((b >> 4) & 0x01);
|
|
u_wallace_cska16_and_5_5 = ((a >> 5) & 0x01) & ((b >> 5) & 0x01);
|
|
u_wallace_cska16_fa55_xor0 = ((u_wallace_cska16_fa54_or0 >> 0) & 0x01) ^ ((u_wallace_cska16_and_6_4 >> 0) & 0x01);
|
|
u_wallace_cska16_fa55_and0 = ((u_wallace_cska16_fa54_or0 >> 0) & 0x01) & ((u_wallace_cska16_and_6_4 >> 0) & 0x01);
|
|
u_wallace_cska16_fa55_xor1 = ((u_wallace_cska16_fa55_xor0 >> 0) & 0x01) ^ ((u_wallace_cska16_and_5_5 >> 0) & 0x01);
|
|
u_wallace_cska16_fa55_and1 = ((u_wallace_cska16_fa55_xor0 >> 0) & 0x01) & ((u_wallace_cska16_and_5_5 >> 0) & 0x01);
|
|
u_wallace_cska16_fa55_or0 = ((u_wallace_cska16_fa55_and0 >> 0) & 0x01) | ((u_wallace_cska16_fa55_and1 >> 0) & 0x01);
|
|
u_wallace_cska16_and_7_4 = ((a >> 7) & 0x01) & ((b >> 4) & 0x01);
|
|
u_wallace_cska16_and_6_5 = ((a >> 6) & 0x01) & ((b >> 5) & 0x01);
|
|
u_wallace_cska16_fa56_xor0 = ((u_wallace_cska16_fa55_or0 >> 0) & 0x01) ^ ((u_wallace_cska16_and_7_4 >> 0) & 0x01);
|
|
u_wallace_cska16_fa56_and0 = ((u_wallace_cska16_fa55_or0 >> 0) & 0x01) & ((u_wallace_cska16_and_7_4 >> 0) & 0x01);
|
|
u_wallace_cska16_fa56_xor1 = ((u_wallace_cska16_fa56_xor0 >> 0) & 0x01) ^ ((u_wallace_cska16_and_6_5 >> 0) & 0x01);
|
|
u_wallace_cska16_fa56_and1 = ((u_wallace_cska16_fa56_xor0 >> 0) & 0x01) & ((u_wallace_cska16_and_6_5 >> 0) & 0x01);
|
|
u_wallace_cska16_fa56_or0 = ((u_wallace_cska16_fa56_and0 >> 0) & 0x01) | ((u_wallace_cska16_fa56_and1 >> 0) & 0x01);
|
|
u_wallace_cska16_and_8_4 = ((a >> 8) & 0x01) & ((b >> 4) & 0x01);
|
|
u_wallace_cska16_and_7_5 = ((a >> 7) & 0x01) & ((b >> 5) & 0x01);
|
|
u_wallace_cska16_fa57_xor0 = ((u_wallace_cska16_fa56_or0 >> 0) & 0x01) ^ ((u_wallace_cska16_and_8_4 >> 0) & 0x01);
|
|
u_wallace_cska16_fa57_and0 = ((u_wallace_cska16_fa56_or0 >> 0) & 0x01) & ((u_wallace_cska16_and_8_4 >> 0) & 0x01);
|
|
u_wallace_cska16_fa57_xor1 = ((u_wallace_cska16_fa57_xor0 >> 0) & 0x01) ^ ((u_wallace_cska16_and_7_5 >> 0) & 0x01);
|
|
u_wallace_cska16_fa57_and1 = ((u_wallace_cska16_fa57_xor0 >> 0) & 0x01) & ((u_wallace_cska16_and_7_5 >> 0) & 0x01);
|
|
u_wallace_cska16_fa57_or0 = ((u_wallace_cska16_fa57_and0 >> 0) & 0x01) | ((u_wallace_cska16_fa57_and1 >> 0) & 0x01);
|
|
u_wallace_cska16_and_9_4 = ((a >> 9) & 0x01) & ((b >> 4) & 0x01);
|
|
u_wallace_cska16_and_8_5 = ((a >> 8) & 0x01) & ((b >> 5) & 0x01);
|
|
u_wallace_cska16_fa58_xor0 = ((u_wallace_cska16_fa57_or0 >> 0) & 0x01) ^ ((u_wallace_cska16_and_9_4 >> 0) & 0x01);
|
|
u_wallace_cska16_fa58_and0 = ((u_wallace_cska16_fa57_or0 >> 0) & 0x01) & ((u_wallace_cska16_and_9_4 >> 0) & 0x01);
|
|
u_wallace_cska16_fa58_xor1 = ((u_wallace_cska16_fa58_xor0 >> 0) & 0x01) ^ ((u_wallace_cska16_and_8_5 >> 0) & 0x01);
|
|
u_wallace_cska16_fa58_and1 = ((u_wallace_cska16_fa58_xor0 >> 0) & 0x01) & ((u_wallace_cska16_and_8_5 >> 0) & 0x01);
|
|
u_wallace_cska16_fa58_or0 = ((u_wallace_cska16_fa58_and0 >> 0) & 0x01) | ((u_wallace_cska16_fa58_and1 >> 0) & 0x01);
|
|
u_wallace_cska16_and_10_4 = ((a >> 10) & 0x01) & ((b >> 4) & 0x01);
|
|
u_wallace_cska16_and_9_5 = ((a >> 9) & 0x01) & ((b >> 5) & 0x01);
|
|
u_wallace_cska16_fa59_xor0 = ((u_wallace_cska16_fa58_or0 >> 0) & 0x01) ^ ((u_wallace_cska16_and_10_4 >> 0) & 0x01);
|
|
u_wallace_cska16_fa59_and0 = ((u_wallace_cska16_fa58_or0 >> 0) & 0x01) & ((u_wallace_cska16_and_10_4 >> 0) & 0x01);
|
|
u_wallace_cska16_fa59_xor1 = ((u_wallace_cska16_fa59_xor0 >> 0) & 0x01) ^ ((u_wallace_cska16_and_9_5 >> 0) & 0x01);
|
|
u_wallace_cska16_fa59_and1 = ((u_wallace_cska16_fa59_xor0 >> 0) & 0x01) & ((u_wallace_cska16_and_9_5 >> 0) & 0x01);
|
|
u_wallace_cska16_fa59_or0 = ((u_wallace_cska16_fa59_and0 >> 0) & 0x01) | ((u_wallace_cska16_fa59_and1 >> 0) & 0x01);
|
|
u_wallace_cska16_and_11_4 = ((a >> 11) & 0x01) & ((b >> 4) & 0x01);
|
|
u_wallace_cska16_and_10_5 = ((a >> 10) & 0x01) & ((b >> 5) & 0x01);
|
|
u_wallace_cska16_fa60_xor0 = ((u_wallace_cska16_fa59_or0 >> 0) & 0x01) ^ ((u_wallace_cska16_and_11_4 >> 0) & 0x01);
|
|
u_wallace_cska16_fa60_and0 = ((u_wallace_cska16_fa59_or0 >> 0) & 0x01) & ((u_wallace_cska16_and_11_4 >> 0) & 0x01);
|
|
u_wallace_cska16_fa60_xor1 = ((u_wallace_cska16_fa60_xor0 >> 0) & 0x01) ^ ((u_wallace_cska16_and_10_5 >> 0) & 0x01);
|
|
u_wallace_cska16_fa60_and1 = ((u_wallace_cska16_fa60_xor0 >> 0) & 0x01) & ((u_wallace_cska16_and_10_5 >> 0) & 0x01);
|
|
u_wallace_cska16_fa60_or0 = ((u_wallace_cska16_fa60_and0 >> 0) & 0x01) | ((u_wallace_cska16_fa60_and1 >> 0) & 0x01);
|
|
u_wallace_cska16_and_11_5 = ((a >> 11) & 0x01) & ((b >> 5) & 0x01);
|
|
u_wallace_cska16_and_10_6 = ((a >> 10) & 0x01) & ((b >> 6) & 0x01);
|
|
u_wallace_cska16_fa61_xor0 = ((u_wallace_cska16_fa60_or0 >> 0) & 0x01) ^ ((u_wallace_cska16_and_11_5 >> 0) & 0x01);
|
|
u_wallace_cska16_fa61_and0 = ((u_wallace_cska16_fa60_or0 >> 0) & 0x01) & ((u_wallace_cska16_and_11_5 >> 0) & 0x01);
|
|
u_wallace_cska16_fa61_xor1 = ((u_wallace_cska16_fa61_xor0 >> 0) & 0x01) ^ ((u_wallace_cska16_and_10_6 >> 0) & 0x01);
|
|
u_wallace_cska16_fa61_and1 = ((u_wallace_cska16_fa61_xor0 >> 0) & 0x01) & ((u_wallace_cska16_and_10_6 >> 0) & 0x01);
|
|
u_wallace_cska16_fa61_or0 = ((u_wallace_cska16_fa61_and0 >> 0) & 0x01) | ((u_wallace_cska16_fa61_and1 >> 0) & 0x01);
|
|
u_wallace_cska16_and_11_6 = ((a >> 11) & 0x01) & ((b >> 6) & 0x01);
|
|
u_wallace_cska16_and_10_7 = ((a >> 10) & 0x01) & ((b >> 7) & 0x01);
|
|
u_wallace_cska16_fa62_xor0 = ((u_wallace_cska16_fa61_or0 >> 0) & 0x01) ^ ((u_wallace_cska16_and_11_6 >> 0) & 0x01);
|
|
u_wallace_cska16_fa62_and0 = ((u_wallace_cska16_fa61_or0 >> 0) & 0x01) & ((u_wallace_cska16_and_11_6 >> 0) & 0x01);
|
|
u_wallace_cska16_fa62_xor1 = ((u_wallace_cska16_fa62_xor0 >> 0) & 0x01) ^ ((u_wallace_cska16_and_10_7 >> 0) & 0x01);
|
|
u_wallace_cska16_fa62_and1 = ((u_wallace_cska16_fa62_xor0 >> 0) & 0x01) & ((u_wallace_cska16_and_10_7 >> 0) & 0x01);
|
|
u_wallace_cska16_fa62_or0 = ((u_wallace_cska16_fa62_and0 >> 0) & 0x01) | ((u_wallace_cska16_fa62_and1 >> 0) & 0x01);
|
|
u_wallace_cska16_and_11_7 = ((a >> 11) & 0x01) & ((b >> 7) & 0x01);
|
|
u_wallace_cska16_and_10_8 = ((a >> 10) & 0x01) & ((b >> 8) & 0x01);
|
|
u_wallace_cska16_fa63_xor0 = ((u_wallace_cska16_fa62_or0 >> 0) & 0x01) ^ ((u_wallace_cska16_and_11_7 >> 0) & 0x01);
|
|
u_wallace_cska16_fa63_and0 = ((u_wallace_cska16_fa62_or0 >> 0) & 0x01) & ((u_wallace_cska16_and_11_7 >> 0) & 0x01);
|
|
u_wallace_cska16_fa63_xor1 = ((u_wallace_cska16_fa63_xor0 >> 0) & 0x01) ^ ((u_wallace_cska16_and_10_8 >> 0) & 0x01);
|
|
u_wallace_cska16_fa63_and1 = ((u_wallace_cska16_fa63_xor0 >> 0) & 0x01) & ((u_wallace_cska16_and_10_8 >> 0) & 0x01);
|
|
u_wallace_cska16_fa63_or0 = ((u_wallace_cska16_fa63_and0 >> 0) & 0x01) | ((u_wallace_cska16_fa63_and1 >> 0) & 0x01);
|
|
u_wallace_cska16_and_11_8 = ((a >> 11) & 0x01) & ((b >> 8) & 0x01);
|
|
u_wallace_cska16_and_10_9 = ((a >> 10) & 0x01) & ((b >> 9) & 0x01);
|
|
u_wallace_cska16_fa64_xor0 = ((u_wallace_cska16_fa63_or0 >> 0) & 0x01) ^ ((u_wallace_cska16_and_11_8 >> 0) & 0x01);
|
|
u_wallace_cska16_fa64_and0 = ((u_wallace_cska16_fa63_or0 >> 0) & 0x01) & ((u_wallace_cska16_and_11_8 >> 0) & 0x01);
|
|
u_wallace_cska16_fa64_xor1 = ((u_wallace_cska16_fa64_xor0 >> 0) & 0x01) ^ ((u_wallace_cska16_and_10_9 >> 0) & 0x01);
|
|
u_wallace_cska16_fa64_and1 = ((u_wallace_cska16_fa64_xor0 >> 0) & 0x01) & ((u_wallace_cska16_and_10_9 >> 0) & 0x01);
|
|
u_wallace_cska16_fa64_or0 = ((u_wallace_cska16_fa64_and0 >> 0) & 0x01) | ((u_wallace_cska16_fa64_and1 >> 0) & 0x01);
|
|
u_wallace_cska16_and_11_9 = ((a >> 11) & 0x01) & ((b >> 9) & 0x01);
|
|
u_wallace_cska16_and_10_10 = ((a >> 10) & 0x01) & ((b >> 10) & 0x01);
|
|
u_wallace_cska16_fa65_xor0 = ((u_wallace_cska16_fa64_or0 >> 0) & 0x01) ^ ((u_wallace_cska16_and_11_9 >> 0) & 0x01);
|
|
u_wallace_cska16_fa65_and0 = ((u_wallace_cska16_fa64_or0 >> 0) & 0x01) & ((u_wallace_cska16_and_11_9 >> 0) & 0x01);
|
|
u_wallace_cska16_fa65_xor1 = ((u_wallace_cska16_fa65_xor0 >> 0) & 0x01) ^ ((u_wallace_cska16_and_10_10 >> 0) & 0x01);
|
|
u_wallace_cska16_fa65_and1 = ((u_wallace_cska16_fa65_xor0 >> 0) & 0x01) & ((u_wallace_cska16_and_10_10 >> 0) & 0x01);
|
|
u_wallace_cska16_fa65_or0 = ((u_wallace_cska16_fa65_and0 >> 0) & 0x01) | ((u_wallace_cska16_fa65_and1 >> 0) & 0x01);
|
|
u_wallace_cska16_and_11_10 = ((a >> 11) & 0x01) & ((b >> 10) & 0x01);
|
|
u_wallace_cska16_and_10_11 = ((a >> 10) & 0x01) & ((b >> 11) & 0x01);
|
|
u_wallace_cska16_fa66_xor0 = ((u_wallace_cska16_fa65_or0 >> 0) & 0x01) ^ ((u_wallace_cska16_and_11_10 >> 0) & 0x01);
|
|
u_wallace_cska16_fa66_and0 = ((u_wallace_cska16_fa65_or0 >> 0) & 0x01) & ((u_wallace_cska16_and_11_10 >> 0) & 0x01);
|
|
u_wallace_cska16_fa66_xor1 = ((u_wallace_cska16_fa66_xor0 >> 0) & 0x01) ^ ((u_wallace_cska16_and_10_11 >> 0) & 0x01);
|
|
u_wallace_cska16_fa66_and1 = ((u_wallace_cska16_fa66_xor0 >> 0) & 0x01) & ((u_wallace_cska16_and_10_11 >> 0) & 0x01);
|
|
u_wallace_cska16_fa66_or0 = ((u_wallace_cska16_fa66_and0 >> 0) & 0x01) | ((u_wallace_cska16_fa66_and1 >> 0) & 0x01);
|
|
u_wallace_cska16_and_11_11 = ((a >> 11) & 0x01) & ((b >> 11) & 0x01);
|
|
u_wallace_cska16_and_10_12 = ((a >> 10) & 0x01) & ((b >> 12) & 0x01);
|
|
u_wallace_cska16_fa67_xor0 = ((u_wallace_cska16_fa66_or0 >> 0) & 0x01) ^ ((u_wallace_cska16_and_11_11 >> 0) & 0x01);
|
|
u_wallace_cska16_fa67_and0 = ((u_wallace_cska16_fa66_or0 >> 0) & 0x01) & ((u_wallace_cska16_and_11_11 >> 0) & 0x01);
|
|
u_wallace_cska16_fa67_xor1 = ((u_wallace_cska16_fa67_xor0 >> 0) & 0x01) ^ ((u_wallace_cska16_and_10_12 >> 0) & 0x01);
|
|
u_wallace_cska16_fa67_and1 = ((u_wallace_cska16_fa67_xor0 >> 0) & 0x01) & ((u_wallace_cska16_and_10_12 >> 0) & 0x01);
|
|
u_wallace_cska16_fa67_or0 = ((u_wallace_cska16_fa67_and0 >> 0) & 0x01) | ((u_wallace_cska16_fa67_and1 >> 0) & 0x01);
|
|
u_wallace_cska16_and_11_12 = ((a >> 11) & 0x01) & ((b >> 12) & 0x01);
|
|
u_wallace_cska16_and_10_13 = ((a >> 10) & 0x01) & ((b >> 13) & 0x01);
|
|
u_wallace_cska16_fa68_xor0 = ((u_wallace_cska16_fa67_or0 >> 0) & 0x01) ^ ((u_wallace_cska16_and_11_12 >> 0) & 0x01);
|
|
u_wallace_cska16_fa68_and0 = ((u_wallace_cska16_fa67_or0 >> 0) & 0x01) & ((u_wallace_cska16_and_11_12 >> 0) & 0x01);
|
|
u_wallace_cska16_fa68_xor1 = ((u_wallace_cska16_fa68_xor0 >> 0) & 0x01) ^ ((u_wallace_cska16_and_10_13 >> 0) & 0x01);
|
|
u_wallace_cska16_fa68_and1 = ((u_wallace_cska16_fa68_xor0 >> 0) & 0x01) & ((u_wallace_cska16_and_10_13 >> 0) & 0x01);
|
|
u_wallace_cska16_fa68_or0 = ((u_wallace_cska16_fa68_and0 >> 0) & 0x01) | ((u_wallace_cska16_fa68_and1 >> 0) & 0x01);
|
|
u_wallace_cska16_and_11_13 = ((a >> 11) & 0x01) & ((b >> 13) & 0x01);
|
|
u_wallace_cska16_and_10_14 = ((a >> 10) & 0x01) & ((b >> 14) & 0x01);
|
|
u_wallace_cska16_fa69_xor0 = ((u_wallace_cska16_fa68_or0 >> 0) & 0x01) ^ ((u_wallace_cska16_and_11_13 >> 0) & 0x01);
|
|
u_wallace_cska16_fa69_and0 = ((u_wallace_cska16_fa68_or0 >> 0) & 0x01) & ((u_wallace_cska16_and_11_13 >> 0) & 0x01);
|
|
u_wallace_cska16_fa69_xor1 = ((u_wallace_cska16_fa69_xor0 >> 0) & 0x01) ^ ((u_wallace_cska16_and_10_14 >> 0) & 0x01);
|
|
u_wallace_cska16_fa69_and1 = ((u_wallace_cska16_fa69_xor0 >> 0) & 0x01) & ((u_wallace_cska16_and_10_14 >> 0) & 0x01);
|
|
u_wallace_cska16_fa69_or0 = ((u_wallace_cska16_fa69_and0 >> 0) & 0x01) | ((u_wallace_cska16_fa69_and1 >> 0) & 0x01);
|
|
u_wallace_cska16_and_11_14 = ((a >> 11) & 0x01) & ((b >> 14) & 0x01);
|
|
u_wallace_cska16_and_10_15 = ((a >> 10) & 0x01) & ((b >> 15) & 0x01);
|
|
u_wallace_cska16_fa70_xor0 = ((u_wallace_cska16_fa69_or0 >> 0) & 0x01) ^ ((u_wallace_cska16_and_11_14 >> 0) & 0x01);
|
|
u_wallace_cska16_fa70_and0 = ((u_wallace_cska16_fa69_or0 >> 0) & 0x01) & ((u_wallace_cska16_and_11_14 >> 0) & 0x01);
|
|
u_wallace_cska16_fa70_xor1 = ((u_wallace_cska16_fa70_xor0 >> 0) & 0x01) ^ ((u_wallace_cska16_and_10_15 >> 0) & 0x01);
|
|
u_wallace_cska16_fa70_and1 = ((u_wallace_cska16_fa70_xor0 >> 0) & 0x01) & ((u_wallace_cska16_and_10_15 >> 0) & 0x01);
|
|
u_wallace_cska16_fa70_or0 = ((u_wallace_cska16_fa70_and0 >> 0) & 0x01) | ((u_wallace_cska16_fa70_and1 >> 0) & 0x01);
|
|
u_wallace_cska16_and_11_15 = ((a >> 11) & 0x01) & ((b >> 15) & 0x01);
|
|
u_wallace_cska16_fa71_xor0 = ((u_wallace_cska16_fa70_or0 >> 0) & 0x01) ^ ((u_wallace_cska16_and_11_15 >> 0) & 0x01);
|
|
u_wallace_cska16_fa71_and0 = ((u_wallace_cska16_fa70_or0 >> 0) & 0x01) & ((u_wallace_cska16_and_11_15 >> 0) & 0x01);
|
|
u_wallace_cska16_fa71_xor1 = ((u_wallace_cska16_fa71_xor0 >> 0) & 0x01) ^ ((u_wallace_cska16_fa23_xor1 >> 0) & 0x01);
|
|
u_wallace_cska16_fa71_and1 = ((u_wallace_cska16_fa71_xor0 >> 0) & 0x01) & ((u_wallace_cska16_fa23_xor1 >> 0) & 0x01);
|
|
u_wallace_cska16_fa71_or0 = ((u_wallace_cska16_fa71_and0 >> 0) & 0x01) | ((u_wallace_cska16_fa71_and1 >> 0) & 0x01);
|
|
u_wallace_cska16_ha3_xor0 = ((u_wallace_cska16_fa2_xor1 >> 0) & 0x01) ^ ((u_wallace_cska16_fa27_xor1 >> 0) & 0x01);
|
|
u_wallace_cska16_ha3_and0 = ((u_wallace_cska16_fa2_xor1 >> 0) & 0x01) & ((u_wallace_cska16_fa27_xor1 >> 0) & 0x01);
|
|
u_wallace_cska16_and_0_6 = ((a >> 0) & 0x01) & ((b >> 6) & 0x01);
|
|
u_wallace_cska16_fa72_xor0 = ((u_wallace_cska16_ha3_and0 >> 0) & 0x01) ^ ((u_wallace_cska16_and_0_6 >> 0) & 0x01);
|
|
u_wallace_cska16_fa72_and0 = ((u_wallace_cska16_ha3_and0 >> 0) & 0x01) & ((u_wallace_cska16_and_0_6 >> 0) & 0x01);
|
|
u_wallace_cska16_fa72_xor1 = ((u_wallace_cska16_fa72_xor0 >> 0) & 0x01) ^ ((u_wallace_cska16_fa3_xor1 >> 0) & 0x01);
|
|
u_wallace_cska16_fa72_and1 = ((u_wallace_cska16_fa72_xor0 >> 0) & 0x01) & ((u_wallace_cska16_fa3_xor1 >> 0) & 0x01);
|
|
u_wallace_cska16_fa72_or0 = ((u_wallace_cska16_fa72_and0 >> 0) & 0x01) | ((u_wallace_cska16_fa72_and1 >> 0) & 0x01);
|
|
u_wallace_cska16_and_1_6 = ((a >> 1) & 0x01) & ((b >> 6) & 0x01);
|
|
u_wallace_cska16_and_0_7 = ((a >> 0) & 0x01) & ((b >> 7) & 0x01);
|
|
u_wallace_cska16_fa73_xor0 = ((u_wallace_cska16_fa72_or0 >> 0) & 0x01) ^ ((u_wallace_cska16_and_1_6 >> 0) & 0x01);
|
|
u_wallace_cska16_fa73_and0 = ((u_wallace_cska16_fa72_or0 >> 0) & 0x01) & ((u_wallace_cska16_and_1_6 >> 0) & 0x01);
|
|
u_wallace_cska16_fa73_xor1 = ((u_wallace_cska16_fa73_xor0 >> 0) & 0x01) ^ ((u_wallace_cska16_and_0_7 >> 0) & 0x01);
|
|
u_wallace_cska16_fa73_and1 = ((u_wallace_cska16_fa73_xor0 >> 0) & 0x01) & ((u_wallace_cska16_and_0_7 >> 0) & 0x01);
|
|
u_wallace_cska16_fa73_or0 = ((u_wallace_cska16_fa73_and0 >> 0) & 0x01) | ((u_wallace_cska16_fa73_and1 >> 0) & 0x01);
|
|
u_wallace_cska16_and_2_6 = ((a >> 2) & 0x01) & ((b >> 6) & 0x01);
|
|
u_wallace_cska16_and_1_7 = ((a >> 1) & 0x01) & ((b >> 7) & 0x01);
|
|
u_wallace_cska16_fa74_xor0 = ((u_wallace_cska16_fa73_or0 >> 0) & 0x01) ^ ((u_wallace_cska16_and_2_6 >> 0) & 0x01);
|
|
u_wallace_cska16_fa74_and0 = ((u_wallace_cska16_fa73_or0 >> 0) & 0x01) & ((u_wallace_cska16_and_2_6 >> 0) & 0x01);
|
|
u_wallace_cska16_fa74_xor1 = ((u_wallace_cska16_fa74_xor0 >> 0) & 0x01) ^ ((u_wallace_cska16_and_1_7 >> 0) & 0x01);
|
|
u_wallace_cska16_fa74_and1 = ((u_wallace_cska16_fa74_xor0 >> 0) & 0x01) & ((u_wallace_cska16_and_1_7 >> 0) & 0x01);
|
|
u_wallace_cska16_fa74_or0 = ((u_wallace_cska16_fa74_and0 >> 0) & 0x01) | ((u_wallace_cska16_fa74_and1 >> 0) & 0x01);
|
|
u_wallace_cska16_and_3_6 = ((a >> 3) & 0x01) & ((b >> 6) & 0x01);
|
|
u_wallace_cska16_and_2_7 = ((a >> 2) & 0x01) & ((b >> 7) & 0x01);
|
|
u_wallace_cska16_fa75_xor0 = ((u_wallace_cska16_fa74_or0 >> 0) & 0x01) ^ ((u_wallace_cska16_and_3_6 >> 0) & 0x01);
|
|
u_wallace_cska16_fa75_and0 = ((u_wallace_cska16_fa74_or0 >> 0) & 0x01) & ((u_wallace_cska16_and_3_6 >> 0) & 0x01);
|
|
u_wallace_cska16_fa75_xor1 = ((u_wallace_cska16_fa75_xor0 >> 0) & 0x01) ^ ((u_wallace_cska16_and_2_7 >> 0) & 0x01);
|
|
u_wallace_cska16_fa75_and1 = ((u_wallace_cska16_fa75_xor0 >> 0) & 0x01) & ((u_wallace_cska16_and_2_7 >> 0) & 0x01);
|
|
u_wallace_cska16_fa75_or0 = ((u_wallace_cska16_fa75_and0 >> 0) & 0x01) | ((u_wallace_cska16_fa75_and1 >> 0) & 0x01);
|
|
u_wallace_cska16_and_4_6 = ((a >> 4) & 0x01) & ((b >> 6) & 0x01);
|
|
u_wallace_cska16_and_3_7 = ((a >> 3) & 0x01) & ((b >> 7) & 0x01);
|
|
u_wallace_cska16_fa76_xor0 = ((u_wallace_cska16_fa75_or0 >> 0) & 0x01) ^ ((u_wallace_cska16_and_4_6 >> 0) & 0x01);
|
|
u_wallace_cska16_fa76_and0 = ((u_wallace_cska16_fa75_or0 >> 0) & 0x01) & ((u_wallace_cska16_and_4_6 >> 0) & 0x01);
|
|
u_wallace_cska16_fa76_xor1 = ((u_wallace_cska16_fa76_xor0 >> 0) & 0x01) ^ ((u_wallace_cska16_and_3_7 >> 0) & 0x01);
|
|
u_wallace_cska16_fa76_and1 = ((u_wallace_cska16_fa76_xor0 >> 0) & 0x01) & ((u_wallace_cska16_and_3_7 >> 0) & 0x01);
|
|
u_wallace_cska16_fa76_or0 = ((u_wallace_cska16_fa76_and0 >> 0) & 0x01) | ((u_wallace_cska16_fa76_and1 >> 0) & 0x01);
|
|
u_wallace_cska16_and_5_6 = ((a >> 5) & 0x01) & ((b >> 6) & 0x01);
|
|
u_wallace_cska16_and_4_7 = ((a >> 4) & 0x01) & ((b >> 7) & 0x01);
|
|
u_wallace_cska16_fa77_xor0 = ((u_wallace_cska16_fa76_or0 >> 0) & 0x01) ^ ((u_wallace_cska16_and_5_6 >> 0) & 0x01);
|
|
u_wallace_cska16_fa77_and0 = ((u_wallace_cska16_fa76_or0 >> 0) & 0x01) & ((u_wallace_cska16_and_5_6 >> 0) & 0x01);
|
|
u_wallace_cska16_fa77_xor1 = ((u_wallace_cska16_fa77_xor0 >> 0) & 0x01) ^ ((u_wallace_cska16_and_4_7 >> 0) & 0x01);
|
|
u_wallace_cska16_fa77_and1 = ((u_wallace_cska16_fa77_xor0 >> 0) & 0x01) & ((u_wallace_cska16_and_4_7 >> 0) & 0x01);
|
|
u_wallace_cska16_fa77_or0 = ((u_wallace_cska16_fa77_and0 >> 0) & 0x01) | ((u_wallace_cska16_fa77_and1 >> 0) & 0x01);
|
|
u_wallace_cska16_and_6_6 = ((a >> 6) & 0x01) & ((b >> 6) & 0x01);
|
|
u_wallace_cska16_and_5_7 = ((a >> 5) & 0x01) & ((b >> 7) & 0x01);
|
|
u_wallace_cska16_fa78_xor0 = ((u_wallace_cska16_fa77_or0 >> 0) & 0x01) ^ ((u_wallace_cska16_and_6_6 >> 0) & 0x01);
|
|
u_wallace_cska16_fa78_and0 = ((u_wallace_cska16_fa77_or0 >> 0) & 0x01) & ((u_wallace_cska16_and_6_6 >> 0) & 0x01);
|
|
u_wallace_cska16_fa78_xor1 = ((u_wallace_cska16_fa78_xor0 >> 0) & 0x01) ^ ((u_wallace_cska16_and_5_7 >> 0) & 0x01);
|
|
u_wallace_cska16_fa78_and1 = ((u_wallace_cska16_fa78_xor0 >> 0) & 0x01) & ((u_wallace_cska16_and_5_7 >> 0) & 0x01);
|
|
u_wallace_cska16_fa78_or0 = ((u_wallace_cska16_fa78_and0 >> 0) & 0x01) | ((u_wallace_cska16_fa78_and1 >> 0) & 0x01);
|
|
u_wallace_cska16_and_7_6 = ((a >> 7) & 0x01) & ((b >> 6) & 0x01);
|
|
u_wallace_cska16_and_6_7 = ((a >> 6) & 0x01) & ((b >> 7) & 0x01);
|
|
u_wallace_cska16_fa79_xor0 = ((u_wallace_cska16_fa78_or0 >> 0) & 0x01) ^ ((u_wallace_cska16_and_7_6 >> 0) & 0x01);
|
|
u_wallace_cska16_fa79_and0 = ((u_wallace_cska16_fa78_or0 >> 0) & 0x01) & ((u_wallace_cska16_and_7_6 >> 0) & 0x01);
|
|
u_wallace_cska16_fa79_xor1 = ((u_wallace_cska16_fa79_xor0 >> 0) & 0x01) ^ ((u_wallace_cska16_and_6_7 >> 0) & 0x01);
|
|
u_wallace_cska16_fa79_and1 = ((u_wallace_cska16_fa79_xor0 >> 0) & 0x01) & ((u_wallace_cska16_and_6_7 >> 0) & 0x01);
|
|
u_wallace_cska16_fa79_or0 = ((u_wallace_cska16_fa79_and0 >> 0) & 0x01) | ((u_wallace_cska16_fa79_and1 >> 0) & 0x01);
|
|
u_wallace_cska16_and_8_6 = ((a >> 8) & 0x01) & ((b >> 6) & 0x01);
|
|
u_wallace_cska16_and_7_7 = ((a >> 7) & 0x01) & ((b >> 7) & 0x01);
|
|
u_wallace_cska16_fa80_xor0 = ((u_wallace_cska16_fa79_or0 >> 0) & 0x01) ^ ((u_wallace_cska16_and_8_6 >> 0) & 0x01);
|
|
u_wallace_cska16_fa80_and0 = ((u_wallace_cska16_fa79_or0 >> 0) & 0x01) & ((u_wallace_cska16_and_8_6 >> 0) & 0x01);
|
|
u_wallace_cska16_fa80_xor1 = ((u_wallace_cska16_fa80_xor0 >> 0) & 0x01) ^ ((u_wallace_cska16_and_7_7 >> 0) & 0x01);
|
|
u_wallace_cska16_fa80_and1 = ((u_wallace_cska16_fa80_xor0 >> 0) & 0x01) & ((u_wallace_cska16_and_7_7 >> 0) & 0x01);
|
|
u_wallace_cska16_fa80_or0 = ((u_wallace_cska16_fa80_and0 >> 0) & 0x01) | ((u_wallace_cska16_fa80_and1 >> 0) & 0x01);
|
|
u_wallace_cska16_and_9_6 = ((a >> 9) & 0x01) & ((b >> 6) & 0x01);
|
|
u_wallace_cska16_and_8_7 = ((a >> 8) & 0x01) & ((b >> 7) & 0x01);
|
|
u_wallace_cska16_fa81_xor0 = ((u_wallace_cska16_fa80_or0 >> 0) & 0x01) ^ ((u_wallace_cska16_and_9_6 >> 0) & 0x01);
|
|
u_wallace_cska16_fa81_and0 = ((u_wallace_cska16_fa80_or0 >> 0) & 0x01) & ((u_wallace_cska16_and_9_6 >> 0) & 0x01);
|
|
u_wallace_cska16_fa81_xor1 = ((u_wallace_cska16_fa81_xor0 >> 0) & 0x01) ^ ((u_wallace_cska16_and_8_7 >> 0) & 0x01);
|
|
u_wallace_cska16_fa81_and1 = ((u_wallace_cska16_fa81_xor0 >> 0) & 0x01) & ((u_wallace_cska16_and_8_7 >> 0) & 0x01);
|
|
u_wallace_cska16_fa81_or0 = ((u_wallace_cska16_fa81_and0 >> 0) & 0x01) | ((u_wallace_cska16_fa81_and1 >> 0) & 0x01);
|
|
u_wallace_cska16_and_9_7 = ((a >> 9) & 0x01) & ((b >> 7) & 0x01);
|
|
u_wallace_cska16_and_8_8 = ((a >> 8) & 0x01) & ((b >> 8) & 0x01);
|
|
u_wallace_cska16_fa82_xor0 = ((u_wallace_cska16_fa81_or0 >> 0) & 0x01) ^ ((u_wallace_cska16_and_9_7 >> 0) & 0x01);
|
|
u_wallace_cska16_fa82_and0 = ((u_wallace_cska16_fa81_or0 >> 0) & 0x01) & ((u_wallace_cska16_and_9_7 >> 0) & 0x01);
|
|
u_wallace_cska16_fa82_xor1 = ((u_wallace_cska16_fa82_xor0 >> 0) & 0x01) ^ ((u_wallace_cska16_and_8_8 >> 0) & 0x01);
|
|
u_wallace_cska16_fa82_and1 = ((u_wallace_cska16_fa82_xor0 >> 0) & 0x01) & ((u_wallace_cska16_and_8_8 >> 0) & 0x01);
|
|
u_wallace_cska16_fa82_or0 = ((u_wallace_cska16_fa82_and0 >> 0) & 0x01) | ((u_wallace_cska16_fa82_and1 >> 0) & 0x01);
|
|
u_wallace_cska16_and_9_8 = ((a >> 9) & 0x01) & ((b >> 8) & 0x01);
|
|
u_wallace_cska16_and_8_9 = ((a >> 8) & 0x01) & ((b >> 9) & 0x01);
|
|
u_wallace_cska16_fa83_xor0 = ((u_wallace_cska16_fa82_or0 >> 0) & 0x01) ^ ((u_wallace_cska16_and_9_8 >> 0) & 0x01);
|
|
u_wallace_cska16_fa83_and0 = ((u_wallace_cska16_fa82_or0 >> 0) & 0x01) & ((u_wallace_cska16_and_9_8 >> 0) & 0x01);
|
|
u_wallace_cska16_fa83_xor1 = ((u_wallace_cska16_fa83_xor0 >> 0) & 0x01) ^ ((u_wallace_cska16_and_8_9 >> 0) & 0x01);
|
|
u_wallace_cska16_fa83_and1 = ((u_wallace_cska16_fa83_xor0 >> 0) & 0x01) & ((u_wallace_cska16_and_8_9 >> 0) & 0x01);
|
|
u_wallace_cska16_fa83_or0 = ((u_wallace_cska16_fa83_and0 >> 0) & 0x01) | ((u_wallace_cska16_fa83_and1 >> 0) & 0x01);
|
|
u_wallace_cska16_and_9_9 = ((a >> 9) & 0x01) & ((b >> 9) & 0x01);
|
|
u_wallace_cska16_and_8_10 = ((a >> 8) & 0x01) & ((b >> 10) & 0x01);
|
|
u_wallace_cska16_fa84_xor0 = ((u_wallace_cska16_fa83_or0 >> 0) & 0x01) ^ ((u_wallace_cska16_and_9_9 >> 0) & 0x01);
|
|
u_wallace_cska16_fa84_and0 = ((u_wallace_cska16_fa83_or0 >> 0) & 0x01) & ((u_wallace_cska16_and_9_9 >> 0) & 0x01);
|
|
u_wallace_cska16_fa84_xor1 = ((u_wallace_cska16_fa84_xor0 >> 0) & 0x01) ^ ((u_wallace_cska16_and_8_10 >> 0) & 0x01);
|
|
u_wallace_cska16_fa84_and1 = ((u_wallace_cska16_fa84_xor0 >> 0) & 0x01) & ((u_wallace_cska16_and_8_10 >> 0) & 0x01);
|
|
u_wallace_cska16_fa84_or0 = ((u_wallace_cska16_fa84_and0 >> 0) & 0x01) | ((u_wallace_cska16_fa84_and1 >> 0) & 0x01);
|
|
u_wallace_cska16_and_9_10 = ((a >> 9) & 0x01) & ((b >> 10) & 0x01);
|
|
u_wallace_cska16_and_8_11 = ((a >> 8) & 0x01) & ((b >> 11) & 0x01);
|
|
u_wallace_cska16_fa85_xor0 = ((u_wallace_cska16_fa84_or0 >> 0) & 0x01) ^ ((u_wallace_cska16_and_9_10 >> 0) & 0x01);
|
|
u_wallace_cska16_fa85_and0 = ((u_wallace_cska16_fa84_or0 >> 0) & 0x01) & ((u_wallace_cska16_and_9_10 >> 0) & 0x01);
|
|
u_wallace_cska16_fa85_xor1 = ((u_wallace_cska16_fa85_xor0 >> 0) & 0x01) ^ ((u_wallace_cska16_and_8_11 >> 0) & 0x01);
|
|
u_wallace_cska16_fa85_and1 = ((u_wallace_cska16_fa85_xor0 >> 0) & 0x01) & ((u_wallace_cska16_and_8_11 >> 0) & 0x01);
|
|
u_wallace_cska16_fa85_or0 = ((u_wallace_cska16_fa85_and0 >> 0) & 0x01) | ((u_wallace_cska16_fa85_and1 >> 0) & 0x01);
|
|
u_wallace_cska16_and_9_11 = ((a >> 9) & 0x01) & ((b >> 11) & 0x01);
|
|
u_wallace_cska16_and_8_12 = ((a >> 8) & 0x01) & ((b >> 12) & 0x01);
|
|
u_wallace_cska16_fa86_xor0 = ((u_wallace_cska16_fa85_or0 >> 0) & 0x01) ^ ((u_wallace_cska16_and_9_11 >> 0) & 0x01);
|
|
u_wallace_cska16_fa86_and0 = ((u_wallace_cska16_fa85_or0 >> 0) & 0x01) & ((u_wallace_cska16_and_9_11 >> 0) & 0x01);
|
|
u_wallace_cska16_fa86_xor1 = ((u_wallace_cska16_fa86_xor0 >> 0) & 0x01) ^ ((u_wallace_cska16_and_8_12 >> 0) & 0x01);
|
|
u_wallace_cska16_fa86_and1 = ((u_wallace_cska16_fa86_xor0 >> 0) & 0x01) & ((u_wallace_cska16_and_8_12 >> 0) & 0x01);
|
|
u_wallace_cska16_fa86_or0 = ((u_wallace_cska16_fa86_and0 >> 0) & 0x01) | ((u_wallace_cska16_fa86_and1 >> 0) & 0x01);
|
|
u_wallace_cska16_and_9_12 = ((a >> 9) & 0x01) & ((b >> 12) & 0x01);
|
|
u_wallace_cska16_and_8_13 = ((a >> 8) & 0x01) & ((b >> 13) & 0x01);
|
|
u_wallace_cska16_fa87_xor0 = ((u_wallace_cska16_fa86_or0 >> 0) & 0x01) ^ ((u_wallace_cska16_and_9_12 >> 0) & 0x01);
|
|
u_wallace_cska16_fa87_and0 = ((u_wallace_cska16_fa86_or0 >> 0) & 0x01) & ((u_wallace_cska16_and_9_12 >> 0) & 0x01);
|
|
u_wallace_cska16_fa87_xor1 = ((u_wallace_cska16_fa87_xor0 >> 0) & 0x01) ^ ((u_wallace_cska16_and_8_13 >> 0) & 0x01);
|
|
u_wallace_cska16_fa87_and1 = ((u_wallace_cska16_fa87_xor0 >> 0) & 0x01) & ((u_wallace_cska16_and_8_13 >> 0) & 0x01);
|
|
u_wallace_cska16_fa87_or0 = ((u_wallace_cska16_fa87_and0 >> 0) & 0x01) | ((u_wallace_cska16_fa87_and1 >> 0) & 0x01);
|
|
u_wallace_cska16_and_9_13 = ((a >> 9) & 0x01) & ((b >> 13) & 0x01);
|
|
u_wallace_cska16_and_8_14 = ((a >> 8) & 0x01) & ((b >> 14) & 0x01);
|
|
u_wallace_cska16_fa88_xor0 = ((u_wallace_cska16_fa87_or0 >> 0) & 0x01) ^ ((u_wallace_cska16_and_9_13 >> 0) & 0x01);
|
|
u_wallace_cska16_fa88_and0 = ((u_wallace_cska16_fa87_or0 >> 0) & 0x01) & ((u_wallace_cska16_and_9_13 >> 0) & 0x01);
|
|
u_wallace_cska16_fa88_xor1 = ((u_wallace_cska16_fa88_xor0 >> 0) & 0x01) ^ ((u_wallace_cska16_and_8_14 >> 0) & 0x01);
|
|
u_wallace_cska16_fa88_and1 = ((u_wallace_cska16_fa88_xor0 >> 0) & 0x01) & ((u_wallace_cska16_and_8_14 >> 0) & 0x01);
|
|
u_wallace_cska16_fa88_or0 = ((u_wallace_cska16_fa88_and0 >> 0) & 0x01) | ((u_wallace_cska16_fa88_and1 >> 0) & 0x01);
|
|
u_wallace_cska16_and_9_14 = ((a >> 9) & 0x01) & ((b >> 14) & 0x01);
|
|
u_wallace_cska16_and_8_15 = ((a >> 8) & 0x01) & ((b >> 15) & 0x01);
|
|
u_wallace_cska16_fa89_xor0 = ((u_wallace_cska16_fa88_or0 >> 0) & 0x01) ^ ((u_wallace_cska16_and_9_14 >> 0) & 0x01);
|
|
u_wallace_cska16_fa89_and0 = ((u_wallace_cska16_fa88_or0 >> 0) & 0x01) & ((u_wallace_cska16_and_9_14 >> 0) & 0x01);
|
|
u_wallace_cska16_fa89_xor1 = ((u_wallace_cska16_fa89_xor0 >> 0) & 0x01) ^ ((u_wallace_cska16_and_8_15 >> 0) & 0x01);
|
|
u_wallace_cska16_fa89_and1 = ((u_wallace_cska16_fa89_xor0 >> 0) & 0x01) & ((u_wallace_cska16_and_8_15 >> 0) & 0x01);
|
|
u_wallace_cska16_fa89_or0 = ((u_wallace_cska16_fa89_and0 >> 0) & 0x01) | ((u_wallace_cska16_fa89_and1 >> 0) & 0x01);
|
|
u_wallace_cska16_and_9_15 = ((a >> 9) & 0x01) & ((b >> 15) & 0x01);
|
|
u_wallace_cska16_fa90_xor0 = ((u_wallace_cska16_fa89_or0 >> 0) & 0x01) ^ ((u_wallace_cska16_and_9_15 >> 0) & 0x01);
|
|
u_wallace_cska16_fa90_and0 = ((u_wallace_cska16_fa89_or0 >> 0) & 0x01) & ((u_wallace_cska16_and_9_15 >> 0) & 0x01);
|
|
u_wallace_cska16_fa90_xor1 = ((u_wallace_cska16_fa90_xor0 >> 0) & 0x01) ^ ((u_wallace_cska16_fa21_xor1 >> 0) & 0x01);
|
|
u_wallace_cska16_fa90_and1 = ((u_wallace_cska16_fa90_xor0 >> 0) & 0x01) & ((u_wallace_cska16_fa21_xor1 >> 0) & 0x01);
|
|
u_wallace_cska16_fa90_or0 = ((u_wallace_cska16_fa90_and0 >> 0) & 0x01) | ((u_wallace_cska16_fa90_and1 >> 0) & 0x01);
|
|
u_wallace_cska16_fa91_xor0 = ((u_wallace_cska16_fa90_or0 >> 0) & 0x01) ^ ((u_wallace_cska16_fa22_xor1 >> 0) & 0x01);
|
|
u_wallace_cska16_fa91_and0 = ((u_wallace_cska16_fa90_or0 >> 0) & 0x01) & ((u_wallace_cska16_fa22_xor1 >> 0) & 0x01);
|
|
u_wallace_cska16_fa91_xor1 = ((u_wallace_cska16_fa91_xor0 >> 0) & 0x01) ^ ((u_wallace_cska16_fa47_xor1 >> 0) & 0x01);
|
|
u_wallace_cska16_fa91_and1 = ((u_wallace_cska16_fa91_xor0 >> 0) & 0x01) & ((u_wallace_cska16_fa47_xor1 >> 0) & 0x01);
|
|
u_wallace_cska16_fa91_or0 = ((u_wallace_cska16_fa91_and0 >> 0) & 0x01) | ((u_wallace_cska16_fa91_and1 >> 0) & 0x01);
|
|
u_wallace_cska16_ha4_xor0 = ((u_wallace_cska16_fa28_xor1 >> 0) & 0x01) ^ ((u_wallace_cska16_fa51_xor1 >> 0) & 0x01);
|
|
u_wallace_cska16_ha4_and0 = ((u_wallace_cska16_fa28_xor1 >> 0) & 0x01) & ((u_wallace_cska16_fa51_xor1 >> 0) & 0x01);
|
|
u_wallace_cska16_fa92_xor0 = ((u_wallace_cska16_ha4_and0 >> 0) & 0x01) ^ ((u_wallace_cska16_fa4_xor1 >> 0) & 0x01);
|
|
u_wallace_cska16_fa92_and0 = ((u_wallace_cska16_ha4_and0 >> 0) & 0x01) & ((u_wallace_cska16_fa4_xor1 >> 0) & 0x01);
|
|
u_wallace_cska16_fa92_xor1 = ((u_wallace_cska16_fa92_xor0 >> 0) & 0x01) ^ ((u_wallace_cska16_fa29_xor1 >> 0) & 0x01);
|
|
u_wallace_cska16_fa92_and1 = ((u_wallace_cska16_fa92_xor0 >> 0) & 0x01) & ((u_wallace_cska16_fa29_xor1 >> 0) & 0x01);
|
|
u_wallace_cska16_fa92_or0 = ((u_wallace_cska16_fa92_and0 >> 0) & 0x01) | ((u_wallace_cska16_fa92_and1 >> 0) & 0x01);
|
|
u_wallace_cska16_and_0_8 = ((a >> 0) & 0x01) & ((b >> 8) & 0x01);
|
|
u_wallace_cska16_fa93_xor0 = ((u_wallace_cska16_fa92_or0 >> 0) & 0x01) ^ ((u_wallace_cska16_and_0_8 >> 0) & 0x01);
|
|
u_wallace_cska16_fa93_and0 = ((u_wallace_cska16_fa92_or0 >> 0) & 0x01) & ((u_wallace_cska16_and_0_8 >> 0) & 0x01);
|
|
u_wallace_cska16_fa93_xor1 = ((u_wallace_cska16_fa93_xor0 >> 0) & 0x01) ^ ((u_wallace_cska16_fa5_xor1 >> 0) & 0x01);
|
|
u_wallace_cska16_fa93_and1 = ((u_wallace_cska16_fa93_xor0 >> 0) & 0x01) & ((u_wallace_cska16_fa5_xor1 >> 0) & 0x01);
|
|
u_wallace_cska16_fa93_or0 = ((u_wallace_cska16_fa93_and0 >> 0) & 0x01) | ((u_wallace_cska16_fa93_and1 >> 0) & 0x01);
|
|
u_wallace_cska16_and_1_8 = ((a >> 1) & 0x01) & ((b >> 8) & 0x01);
|
|
u_wallace_cska16_and_0_9 = ((a >> 0) & 0x01) & ((b >> 9) & 0x01);
|
|
u_wallace_cska16_fa94_xor0 = ((u_wallace_cska16_fa93_or0 >> 0) & 0x01) ^ ((u_wallace_cska16_and_1_8 >> 0) & 0x01);
|
|
u_wallace_cska16_fa94_and0 = ((u_wallace_cska16_fa93_or0 >> 0) & 0x01) & ((u_wallace_cska16_and_1_8 >> 0) & 0x01);
|
|
u_wallace_cska16_fa94_xor1 = ((u_wallace_cska16_fa94_xor0 >> 0) & 0x01) ^ ((u_wallace_cska16_and_0_9 >> 0) & 0x01);
|
|
u_wallace_cska16_fa94_and1 = ((u_wallace_cska16_fa94_xor0 >> 0) & 0x01) & ((u_wallace_cska16_and_0_9 >> 0) & 0x01);
|
|
u_wallace_cska16_fa94_or0 = ((u_wallace_cska16_fa94_and0 >> 0) & 0x01) | ((u_wallace_cska16_fa94_and1 >> 0) & 0x01);
|
|
u_wallace_cska16_and_2_8 = ((a >> 2) & 0x01) & ((b >> 8) & 0x01);
|
|
u_wallace_cska16_and_1_9 = ((a >> 1) & 0x01) & ((b >> 9) & 0x01);
|
|
u_wallace_cska16_fa95_xor0 = ((u_wallace_cska16_fa94_or0 >> 0) & 0x01) ^ ((u_wallace_cska16_and_2_8 >> 0) & 0x01);
|
|
u_wallace_cska16_fa95_and0 = ((u_wallace_cska16_fa94_or0 >> 0) & 0x01) & ((u_wallace_cska16_and_2_8 >> 0) & 0x01);
|
|
u_wallace_cska16_fa95_xor1 = ((u_wallace_cska16_fa95_xor0 >> 0) & 0x01) ^ ((u_wallace_cska16_and_1_9 >> 0) & 0x01);
|
|
u_wallace_cska16_fa95_and1 = ((u_wallace_cska16_fa95_xor0 >> 0) & 0x01) & ((u_wallace_cska16_and_1_9 >> 0) & 0x01);
|
|
u_wallace_cska16_fa95_or0 = ((u_wallace_cska16_fa95_and0 >> 0) & 0x01) | ((u_wallace_cska16_fa95_and1 >> 0) & 0x01);
|
|
u_wallace_cska16_and_3_8 = ((a >> 3) & 0x01) & ((b >> 8) & 0x01);
|
|
u_wallace_cska16_and_2_9 = ((a >> 2) & 0x01) & ((b >> 9) & 0x01);
|
|
u_wallace_cska16_fa96_xor0 = ((u_wallace_cska16_fa95_or0 >> 0) & 0x01) ^ ((u_wallace_cska16_and_3_8 >> 0) & 0x01);
|
|
u_wallace_cska16_fa96_and0 = ((u_wallace_cska16_fa95_or0 >> 0) & 0x01) & ((u_wallace_cska16_and_3_8 >> 0) & 0x01);
|
|
u_wallace_cska16_fa96_xor1 = ((u_wallace_cska16_fa96_xor0 >> 0) & 0x01) ^ ((u_wallace_cska16_and_2_9 >> 0) & 0x01);
|
|
u_wallace_cska16_fa96_and1 = ((u_wallace_cska16_fa96_xor0 >> 0) & 0x01) & ((u_wallace_cska16_and_2_9 >> 0) & 0x01);
|
|
u_wallace_cska16_fa96_or0 = ((u_wallace_cska16_fa96_and0 >> 0) & 0x01) | ((u_wallace_cska16_fa96_and1 >> 0) & 0x01);
|
|
u_wallace_cska16_and_4_8 = ((a >> 4) & 0x01) & ((b >> 8) & 0x01);
|
|
u_wallace_cska16_and_3_9 = ((a >> 3) & 0x01) & ((b >> 9) & 0x01);
|
|
u_wallace_cska16_fa97_xor0 = ((u_wallace_cska16_fa96_or0 >> 0) & 0x01) ^ ((u_wallace_cska16_and_4_8 >> 0) & 0x01);
|
|
u_wallace_cska16_fa97_and0 = ((u_wallace_cska16_fa96_or0 >> 0) & 0x01) & ((u_wallace_cska16_and_4_8 >> 0) & 0x01);
|
|
u_wallace_cska16_fa97_xor1 = ((u_wallace_cska16_fa97_xor0 >> 0) & 0x01) ^ ((u_wallace_cska16_and_3_9 >> 0) & 0x01);
|
|
u_wallace_cska16_fa97_and1 = ((u_wallace_cska16_fa97_xor0 >> 0) & 0x01) & ((u_wallace_cska16_and_3_9 >> 0) & 0x01);
|
|
u_wallace_cska16_fa97_or0 = ((u_wallace_cska16_fa97_and0 >> 0) & 0x01) | ((u_wallace_cska16_fa97_and1 >> 0) & 0x01);
|
|
u_wallace_cska16_and_5_8 = ((a >> 5) & 0x01) & ((b >> 8) & 0x01);
|
|
u_wallace_cska16_and_4_9 = ((a >> 4) & 0x01) & ((b >> 9) & 0x01);
|
|
u_wallace_cska16_fa98_xor0 = ((u_wallace_cska16_fa97_or0 >> 0) & 0x01) ^ ((u_wallace_cska16_and_5_8 >> 0) & 0x01);
|
|
u_wallace_cska16_fa98_and0 = ((u_wallace_cska16_fa97_or0 >> 0) & 0x01) & ((u_wallace_cska16_and_5_8 >> 0) & 0x01);
|
|
u_wallace_cska16_fa98_xor1 = ((u_wallace_cska16_fa98_xor0 >> 0) & 0x01) ^ ((u_wallace_cska16_and_4_9 >> 0) & 0x01);
|
|
u_wallace_cska16_fa98_and1 = ((u_wallace_cska16_fa98_xor0 >> 0) & 0x01) & ((u_wallace_cska16_and_4_9 >> 0) & 0x01);
|
|
u_wallace_cska16_fa98_or0 = ((u_wallace_cska16_fa98_and0 >> 0) & 0x01) | ((u_wallace_cska16_fa98_and1 >> 0) & 0x01);
|
|
u_wallace_cska16_and_6_8 = ((a >> 6) & 0x01) & ((b >> 8) & 0x01);
|
|
u_wallace_cska16_and_5_9 = ((a >> 5) & 0x01) & ((b >> 9) & 0x01);
|
|
u_wallace_cska16_fa99_xor0 = ((u_wallace_cska16_fa98_or0 >> 0) & 0x01) ^ ((u_wallace_cska16_and_6_8 >> 0) & 0x01);
|
|
u_wallace_cska16_fa99_and0 = ((u_wallace_cska16_fa98_or0 >> 0) & 0x01) & ((u_wallace_cska16_and_6_8 >> 0) & 0x01);
|
|
u_wallace_cska16_fa99_xor1 = ((u_wallace_cska16_fa99_xor0 >> 0) & 0x01) ^ ((u_wallace_cska16_and_5_9 >> 0) & 0x01);
|
|
u_wallace_cska16_fa99_and1 = ((u_wallace_cska16_fa99_xor0 >> 0) & 0x01) & ((u_wallace_cska16_and_5_9 >> 0) & 0x01);
|
|
u_wallace_cska16_fa99_or0 = ((u_wallace_cska16_fa99_and0 >> 0) & 0x01) | ((u_wallace_cska16_fa99_and1 >> 0) & 0x01);
|
|
u_wallace_cska16_and_7_8 = ((a >> 7) & 0x01) & ((b >> 8) & 0x01);
|
|
u_wallace_cska16_and_6_9 = ((a >> 6) & 0x01) & ((b >> 9) & 0x01);
|
|
u_wallace_cska16_fa100_xor0 = ((u_wallace_cska16_fa99_or0 >> 0) & 0x01) ^ ((u_wallace_cska16_and_7_8 >> 0) & 0x01);
|
|
u_wallace_cska16_fa100_and0 = ((u_wallace_cska16_fa99_or0 >> 0) & 0x01) & ((u_wallace_cska16_and_7_8 >> 0) & 0x01);
|
|
u_wallace_cska16_fa100_xor1 = ((u_wallace_cska16_fa100_xor0 >> 0) & 0x01) ^ ((u_wallace_cska16_and_6_9 >> 0) & 0x01);
|
|
u_wallace_cska16_fa100_and1 = ((u_wallace_cska16_fa100_xor0 >> 0) & 0x01) & ((u_wallace_cska16_and_6_9 >> 0) & 0x01);
|
|
u_wallace_cska16_fa100_or0 = ((u_wallace_cska16_fa100_and0 >> 0) & 0x01) | ((u_wallace_cska16_fa100_and1 >> 0) & 0x01);
|
|
u_wallace_cska16_and_7_9 = ((a >> 7) & 0x01) & ((b >> 9) & 0x01);
|
|
u_wallace_cska16_and_6_10 = ((a >> 6) & 0x01) & ((b >> 10) & 0x01);
|
|
u_wallace_cska16_fa101_xor0 = ((u_wallace_cska16_fa100_or0 >> 0) & 0x01) ^ ((u_wallace_cska16_and_7_9 >> 0) & 0x01);
|
|
u_wallace_cska16_fa101_and0 = ((u_wallace_cska16_fa100_or0 >> 0) & 0x01) & ((u_wallace_cska16_and_7_9 >> 0) & 0x01);
|
|
u_wallace_cska16_fa101_xor1 = ((u_wallace_cska16_fa101_xor0 >> 0) & 0x01) ^ ((u_wallace_cska16_and_6_10 >> 0) & 0x01);
|
|
u_wallace_cska16_fa101_and1 = ((u_wallace_cska16_fa101_xor0 >> 0) & 0x01) & ((u_wallace_cska16_and_6_10 >> 0) & 0x01);
|
|
u_wallace_cska16_fa101_or0 = ((u_wallace_cska16_fa101_and0 >> 0) & 0x01) | ((u_wallace_cska16_fa101_and1 >> 0) & 0x01);
|
|
u_wallace_cska16_and_7_10 = ((a >> 7) & 0x01) & ((b >> 10) & 0x01);
|
|
u_wallace_cska16_and_6_11 = ((a >> 6) & 0x01) & ((b >> 11) & 0x01);
|
|
u_wallace_cska16_fa102_xor0 = ((u_wallace_cska16_fa101_or0 >> 0) & 0x01) ^ ((u_wallace_cska16_and_7_10 >> 0) & 0x01);
|
|
u_wallace_cska16_fa102_and0 = ((u_wallace_cska16_fa101_or0 >> 0) & 0x01) & ((u_wallace_cska16_and_7_10 >> 0) & 0x01);
|
|
u_wallace_cska16_fa102_xor1 = ((u_wallace_cska16_fa102_xor0 >> 0) & 0x01) ^ ((u_wallace_cska16_and_6_11 >> 0) & 0x01);
|
|
u_wallace_cska16_fa102_and1 = ((u_wallace_cska16_fa102_xor0 >> 0) & 0x01) & ((u_wallace_cska16_and_6_11 >> 0) & 0x01);
|
|
u_wallace_cska16_fa102_or0 = ((u_wallace_cska16_fa102_and0 >> 0) & 0x01) | ((u_wallace_cska16_fa102_and1 >> 0) & 0x01);
|
|
u_wallace_cska16_and_7_11 = ((a >> 7) & 0x01) & ((b >> 11) & 0x01);
|
|
u_wallace_cska16_and_6_12 = ((a >> 6) & 0x01) & ((b >> 12) & 0x01);
|
|
u_wallace_cska16_fa103_xor0 = ((u_wallace_cska16_fa102_or0 >> 0) & 0x01) ^ ((u_wallace_cska16_and_7_11 >> 0) & 0x01);
|
|
u_wallace_cska16_fa103_and0 = ((u_wallace_cska16_fa102_or0 >> 0) & 0x01) & ((u_wallace_cska16_and_7_11 >> 0) & 0x01);
|
|
u_wallace_cska16_fa103_xor1 = ((u_wallace_cska16_fa103_xor0 >> 0) & 0x01) ^ ((u_wallace_cska16_and_6_12 >> 0) & 0x01);
|
|
u_wallace_cska16_fa103_and1 = ((u_wallace_cska16_fa103_xor0 >> 0) & 0x01) & ((u_wallace_cska16_and_6_12 >> 0) & 0x01);
|
|
u_wallace_cska16_fa103_or0 = ((u_wallace_cska16_fa103_and0 >> 0) & 0x01) | ((u_wallace_cska16_fa103_and1 >> 0) & 0x01);
|
|
u_wallace_cska16_and_7_12 = ((a >> 7) & 0x01) & ((b >> 12) & 0x01);
|
|
u_wallace_cska16_and_6_13 = ((a >> 6) & 0x01) & ((b >> 13) & 0x01);
|
|
u_wallace_cska16_fa104_xor0 = ((u_wallace_cska16_fa103_or0 >> 0) & 0x01) ^ ((u_wallace_cska16_and_7_12 >> 0) & 0x01);
|
|
u_wallace_cska16_fa104_and0 = ((u_wallace_cska16_fa103_or0 >> 0) & 0x01) & ((u_wallace_cska16_and_7_12 >> 0) & 0x01);
|
|
u_wallace_cska16_fa104_xor1 = ((u_wallace_cska16_fa104_xor0 >> 0) & 0x01) ^ ((u_wallace_cska16_and_6_13 >> 0) & 0x01);
|
|
u_wallace_cska16_fa104_and1 = ((u_wallace_cska16_fa104_xor0 >> 0) & 0x01) & ((u_wallace_cska16_and_6_13 >> 0) & 0x01);
|
|
u_wallace_cska16_fa104_or0 = ((u_wallace_cska16_fa104_and0 >> 0) & 0x01) | ((u_wallace_cska16_fa104_and1 >> 0) & 0x01);
|
|
u_wallace_cska16_and_7_13 = ((a >> 7) & 0x01) & ((b >> 13) & 0x01);
|
|
u_wallace_cska16_and_6_14 = ((a >> 6) & 0x01) & ((b >> 14) & 0x01);
|
|
u_wallace_cska16_fa105_xor0 = ((u_wallace_cska16_fa104_or0 >> 0) & 0x01) ^ ((u_wallace_cska16_and_7_13 >> 0) & 0x01);
|
|
u_wallace_cska16_fa105_and0 = ((u_wallace_cska16_fa104_or0 >> 0) & 0x01) & ((u_wallace_cska16_and_7_13 >> 0) & 0x01);
|
|
u_wallace_cska16_fa105_xor1 = ((u_wallace_cska16_fa105_xor0 >> 0) & 0x01) ^ ((u_wallace_cska16_and_6_14 >> 0) & 0x01);
|
|
u_wallace_cska16_fa105_and1 = ((u_wallace_cska16_fa105_xor0 >> 0) & 0x01) & ((u_wallace_cska16_and_6_14 >> 0) & 0x01);
|
|
u_wallace_cska16_fa105_or0 = ((u_wallace_cska16_fa105_and0 >> 0) & 0x01) | ((u_wallace_cska16_fa105_and1 >> 0) & 0x01);
|
|
u_wallace_cska16_and_7_14 = ((a >> 7) & 0x01) & ((b >> 14) & 0x01);
|
|
u_wallace_cska16_and_6_15 = ((a >> 6) & 0x01) & ((b >> 15) & 0x01);
|
|
u_wallace_cska16_fa106_xor0 = ((u_wallace_cska16_fa105_or0 >> 0) & 0x01) ^ ((u_wallace_cska16_and_7_14 >> 0) & 0x01);
|
|
u_wallace_cska16_fa106_and0 = ((u_wallace_cska16_fa105_or0 >> 0) & 0x01) & ((u_wallace_cska16_and_7_14 >> 0) & 0x01);
|
|
u_wallace_cska16_fa106_xor1 = ((u_wallace_cska16_fa106_xor0 >> 0) & 0x01) ^ ((u_wallace_cska16_and_6_15 >> 0) & 0x01);
|
|
u_wallace_cska16_fa106_and1 = ((u_wallace_cska16_fa106_xor0 >> 0) & 0x01) & ((u_wallace_cska16_and_6_15 >> 0) & 0x01);
|
|
u_wallace_cska16_fa106_or0 = ((u_wallace_cska16_fa106_and0 >> 0) & 0x01) | ((u_wallace_cska16_fa106_and1 >> 0) & 0x01);
|
|
u_wallace_cska16_and_7_15 = ((a >> 7) & 0x01) & ((b >> 15) & 0x01);
|
|
u_wallace_cska16_fa107_xor0 = ((u_wallace_cska16_fa106_or0 >> 0) & 0x01) ^ ((u_wallace_cska16_and_7_15 >> 0) & 0x01);
|
|
u_wallace_cska16_fa107_and0 = ((u_wallace_cska16_fa106_or0 >> 0) & 0x01) & ((u_wallace_cska16_and_7_15 >> 0) & 0x01);
|
|
u_wallace_cska16_fa107_xor1 = ((u_wallace_cska16_fa107_xor0 >> 0) & 0x01) ^ ((u_wallace_cska16_fa19_xor1 >> 0) & 0x01);
|
|
u_wallace_cska16_fa107_and1 = ((u_wallace_cska16_fa107_xor0 >> 0) & 0x01) & ((u_wallace_cska16_fa19_xor1 >> 0) & 0x01);
|
|
u_wallace_cska16_fa107_or0 = ((u_wallace_cska16_fa107_and0 >> 0) & 0x01) | ((u_wallace_cska16_fa107_and1 >> 0) & 0x01);
|
|
u_wallace_cska16_fa108_xor0 = ((u_wallace_cska16_fa107_or0 >> 0) & 0x01) ^ ((u_wallace_cska16_fa20_xor1 >> 0) & 0x01);
|
|
u_wallace_cska16_fa108_and0 = ((u_wallace_cska16_fa107_or0 >> 0) & 0x01) & ((u_wallace_cska16_fa20_xor1 >> 0) & 0x01);
|
|
u_wallace_cska16_fa108_xor1 = ((u_wallace_cska16_fa108_xor0 >> 0) & 0x01) ^ ((u_wallace_cska16_fa45_xor1 >> 0) & 0x01);
|
|
u_wallace_cska16_fa108_and1 = ((u_wallace_cska16_fa108_xor0 >> 0) & 0x01) & ((u_wallace_cska16_fa45_xor1 >> 0) & 0x01);
|
|
u_wallace_cska16_fa108_or0 = ((u_wallace_cska16_fa108_and0 >> 0) & 0x01) | ((u_wallace_cska16_fa108_and1 >> 0) & 0x01);
|
|
u_wallace_cska16_fa109_xor0 = ((u_wallace_cska16_fa108_or0 >> 0) & 0x01) ^ ((u_wallace_cska16_fa46_xor1 >> 0) & 0x01);
|
|
u_wallace_cska16_fa109_and0 = ((u_wallace_cska16_fa108_or0 >> 0) & 0x01) & ((u_wallace_cska16_fa46_xor1 >> 0) & 0x01);
|
|
u_wallace_cska16_fa109_xor1 = ((u_wallace_cska16_fa109_xor0 >> 0) & 0x01) ^ ((u_wallace_cska16_fa69_xor1 >> 0) & 0x01);
|
|
u_wallace_cska16_fa109_and1 = ((u_wallace_cska16_fa109_xor0 >> 0) & 0x01) & ((u_wallace_cska16_fa69_xor1 >> 0) & 0x01);
|
|
u_wallace_cska16_fa109_or0 = ((u_wallace_cska16_fa109_and0 >> 0) & 0x01) | ((u_wallace_cska16_fa109_and1 >> 0) & 0x01);
|
|
u_wallace_cska16_ha5_xor0 = ((u_wallace_cska16_fa52_xor1 >> 0) & 0x01) ^ ((u_wallace_cska16_fa73_xor1 >> 0) & 0x01);
|
|
u_wallace_cska16_ha5_and0 = ((u_wallace_cska16_fa52_xor1 >> 0) & 0x01) & ((u_wallace_cska16_fa73_xor1 >> 0) & 0x01);
|
|
u_wallace_cska16_fa110_xor0 = ((u_wallace_cska16_ha5_and0 >> 0) & 0x01) ^ ((u_wallace_cska16_fa30_xor1 >> 0) & 0x01);
|
|
u_wallace_cska16_fa110_and0 = ((u_wallace_cska16_ha5_and0 >> 0) & 0x01) & ((u_wallace_cska16_fa30_xor1 >> 0) & 0x01);
|
|
u_wallace_cska16_fa110_xor1 = ((u_wallace_cska16_fa110_xor0 >> 0) & 0x01) ^ ((u_wallace_cska16_fa53_xor1 >> 0) & 0x01);
|
|
u_wallace_cska16_fa110_and1 = ((u_wallace_cska16_fa110_xor0 >> 0) & 0x01) & ((u_wallace_cska16_fa53_xor1 >> 0) & 0x01);
|
|
u_wallace_cska16_fa110_or0 = ((u_wallace_cska16_fa110_and0 >> 0) & 0x01) | ((u_wallace_cska16_fa110_and1 >> 0) & 0x01);
|
|
u_wallace_cska16_fa111_xor0 = ((u_wallace_cska16_fa110_or0 >> 0) & 0x01) ^ ((u_wallace_cska16_fa6_xor1 >> 0) & 0x01);
|
|
u_wallace_cska16_fa111_and0 = ((u_wallace_cska16_fa110_or0 >> 0) & 0x01) & ((u_wallace_cska16_fa6_xor1 >> 0) & 0x01);
|
|
u_wallace_cska16_fa111_xor1 = ((u_wallace_cska16_fa111_xor0 >> 0) & 0x01) ^ ((u_wallace_cska16_fa31_xor1 >> 0) & 0x01);
|
|
u_wallace_cska16_fa111_and1 = ((u_wallace_cska16_fa111_xor0 >> 0) & 0x01) & ((u_wallace_cska16_fa31_xor1 >> 0) & 0x01);
|
|
u_wallace_cska16_fa111_or0 = ((u_wallace_cska16_fa111_and0 >> 0) & 0x01) | ((u_wallace_cska16_fa111_and1 >> 0) & 0x01);
|
|
u_wallace_cska16_and_0_10 = ((a >> 0) & 0x01) & ((b >> 10) & 0x01);
|
|
u_wallace_cska16_fa112_xor0 = ((u_wallace_cska16_fa111_or0 >> 0) & 0x01) ^ ((u_wallace_cska16_and_0_10 >> 0) & 0x01);
|
|
u_wallace_cska16_fa112_and0 = ((u_wallace_cska16_fa111_or0 >> 0) & 0x01) & ((u_wallace_cska16_and_0_10 >> 0) & 0x01);
|
|
u_wallace_cska16_fa112_xor1 = ((u_wallace_cska16_fa112_xor0 >> 0) & 0x01) ^ ((u_wallace_cska16_fa7_xor1 >> 0) & 0x01);
|
|
u_wallace_cska16_fa112_and1 = ((u_wallace_cska16_fa112_xor0 >> 0) & 0x01) & ((u_wallace_cska16_fa7_xor1 >> 0) & 0x01);
|
|
u_wallace_cska16_fa112_or0 = ((u_wallace_cska16_fa112_and0 >> 0) & 0x01) | ((u_wallace_cska16_fa112_and1 >> 0) & 0x01);
|
|
u_wallace_cska16_and_1_10 = ((a >> 1) & 0x01) & ((b >> 10) & 0x01);
|
|
u_wallace_cska16_and_0_11 = ((a >> 0) & 0x01) & ((b >> 11) & 0x01);
|
|
u_wallace_cska16_fa113_xor0 = ((u_wallace_cska16_fa112_or0 >> 0) & 0x01) ^ ((u_wallace_cska16_and_1_10 >> 0) & 0x01);
|
|
u_wallace_cska16_fa113_and0 = ((u_wallace_cska16_fa112_or0 >> 0) & 0x01) & ((u_wallace_cska16_and_1_10 >> 0) & 0x01);
|
|
u_wallace_cska16_fa113_xor1 = ((u_wallace_cska16_fa113_xor0 >> 0) & 0x01) ^ ((u_wallace_cska16_and_0_11 >> 0) & 0x01);
|
|
u_wallace_cska16_fa113_and1 = ((u_wallace_cska16_fa113_xor0 >> 0) & 0x01) & ((u_wallace_cska16_and_0_11 >> 0) & 0x01);
|
|
u_wallace_cska16_fa113_or0 = ((u_wallace_cska16_fa113_and0 >> 0) & 0x01) | ((u_wallace_cska16_fa113_and1 >> 0) & 0x01);
|
|
u_wallace_cska16_and_2_10 = ((a >> 2) & 0x01) & ((b >> 10) & 0x01);
|
|
u_wallace_cska16_and_1_11 = ((a >> 1) & 0x01) & ((b >> 11) & 0x01);
|
|
u_wallace_cska16_fa114_xor0 = ((u_wallace_cska16_fa113_or0 >> 0) & 0x01) ^ ((u_wallace_cska16_and_2_10 >> 0) & 0x01);
|
|
u_wallace_cska16_fa114_and0 = ((u_wallace_cska16_fa113_or0 >> 0) & 0x01) & ((u_wallace_cska16_and_2_10 >> 0) & 0x01);
|
|
u_wallace_cska16_fa114_xor1 = ((u_wallace_cska16_fa114_xor0 >> 0) & 0x01) ^ ((u_wallace_cska16_and_1_11 >> 0) & 0x01);
|
|
u_wallace_cska16_fa114_and1 = ((u_wallace_cska16_fa114_xor0 >> 0) & 0x01) & ((u_wallace_cska16_and_1_11 >> 0) & 0x01);
|
|
u_wallace_cska16_fa114_or0 = ((u_wallace_cska16_fa114_and0 >> 0) & 0x01) | ((u_wallace_cska16_fa114_and1 >> 0) & 0x01);
|
|
u_wallace_cska16_and_3_10 = ((a >> 3) & 0x01) & ((b >> 10) & 0x01);
|
|
u_wallace_cska16_and_2_11 = ((a >> 2) & 0x01) & ((b >> 11) & 0x01);
|
|
u_wallace_cska16_fa115_xor0 = ((u_wallace_cska16_fa114_or0 >> 0) & 0x01) ^ ((u_wallace_cska16_and_3_10 >> 0) & 0x01);
|
|
u_wallace_cska16_fa115_and0 = ((u_wallace_cska16_fa114_or0 >> 0) & 0x01) & ((u_wallace_cska16_and_3_10 >> 0) & 0x01);
|
|
u_wallace_cska16_fa115_xor1 = ((u_wallace_cska16_fa115_xor0 >> 0) & 0x01) ^ ((u_wallace_cska16_and_2_11 >> 0) & 0x01);
|
|
u_wallace_cska16_fa115_and1 = ((u_wallace_cska16_fa115_xor0 >> 0) & 0x01) & ((u_wallace_cska16_and_2_11 >> 0) & 0x01);
|
|
u_wallace_cska16_fa115_or0 = ((u_wallace_cska16_fa115_and0 >> 0) & 0x01) | ((u_wallace_cska16_fa115_and1 >> 0) & 0x01);
|
|
u_wallace_cska16_and_4_10 = ((a >> 4) & 0x01) & ((b >> 10) & 0x01);
|
|
u_wallace_cska16_and_3_11 = ((a >> 3) & 0x01) & ((b >> 11) & 0x01);
|
|
u_wallace_cska16_fa116_xor0 = ((u_wallace_cska16_fa115_or0 >> 0) & 0x01) ^ ((u_wallace_cska16_and_4_10 >> 0) & 0x01);
|
|
u_wallace_cska16_fa116_and0 = ((u_wallace_cska16_fa115_or0 >> 0) & 0x01) & ((u_wallace_cska16_and_4_10 >> 0) & 0x01);
|
|
u_wallace_cska16_fa116_xor1 = ((u_wallace_cska16_fa116_xor0 >> 0) & 0x01) ^ ((u_wallace_cska16_and_3_11 >> 0) & 0x01);
|
|
u_wallace_cska16_fa116_and1 = ((u_wallace_cska16_fa116_xor0 >> 0) & 0x01) & ((u_wallace_cska16_and_3_11 >> 0) & 0x01);
|
|
u_wallace_cska16_fa116_or0 = ((u_wallace_cska16_fa116_and0 >> 0) & 0x01) | ((u_wallace_cska16_fa116_and1 >> 0) & 0x01);
|
|
u_wallace_cska16_and_5_10 = ((a >> 5) & 0x01) & ((b >> 10) & 0x01);
|
|
u_wallace_cska16_and_4_11 = ((a >> 4) & 0x01) & ((b >> 11) & 0x01);
|
|
u_wallace_cska16_fa117_xor0 = ((u_wallace_cska16_fa116_or0 >> 0) & 0x01) ^ ((u_wallace_cska16_and_5_10 >> 0) & 0x01);
|
|
u_wallace_cska16_fa117_and0 = ((u_wallace_cska16_fa116_or0 >> 0) & 0x01) & ((u_wallace_cska16_and_5_10 >> 0) & 0x01);
|
|
u_wallace_cska16_fa117_xor1 = ((u_wallace_cska16_fa117_xor0 >> 0) & 0x01) ^ ((u_wallace_cska16_and_4_11 >> 0) & 0x01);
|
|
u_wallace_cska16_fa117_and1 = ((u_wallace_cska16_fa117_xor0 >> 0) & 0x01) & ((u_wallace_cska16_and_4_11 >> 0) & 0x01);
|
|
u_wallace_cska16_fa117_or0 = ((u_wallace_cska16_fa117_and0 >> 0) & 0x01) | ((u_wallace_cska16_fa117_and1 >> 0) & 0x01);
|
|
u_wallace_cska16_and_5_11 = ((a >> 5) & 0x01) & ((b >> 11) & 0x01);
|
|
u_wallace_cska16_and_4_12 = ((a >> 4) & 0x01) & ((b >> 12) & 0x01);
|
|
u_wallace_cska16_fa118_xor0 = ((u_wallace_cska16_fa117_or0 >> 0) & 0x01) ^ ((u_wallace_cska16_and_5_11 >> 0) & 0x01);
|
|
u_wallace_cska16_fa118_and0 = ((u_wallace_cska16_fa117_or0 >> 0) & 0x01) & ((u_wallace_cska16_and_5_11 >> 0) & 0x01);
|
|
u_wallace_cska16_fa118_xor1 = ((u_wallace_cska16_fa118_xor0 >> 0) & 0x01) ^ ((u_wallace_cska16_and_4_12 >> 0) & 0x01);
|
|
u_wallace_cska16_fa118_and1 = ((u_wallace_cska16_fa118_xor0 >> 0) & 0x01) & ((u_wallace_cska16_and_4_12 >> 0) & 0x01);
|
|
u_wallace_cska16_fa118_or0 = ((u_wallace_cska16_fa118_and0 >> 0) & 0x01) | ((u_wallace_cska16_fa118_and1 >> 0) & 0x01);
|
|
u_wallace_cska16_and_5_12 = ((a >> 5) & 0x01) & ((b >> 12) & 0x01);
|
|
u_wallace_cska16_and_4_13 = ((a >> 4) & 0x01) & ((b >> 13) & 0x01);
|
|
u_wallace_cska16_fa119_xor0 = ((u_wallace_cska16_fa118_or0 >> 0) & 0x01) ^ ((u_wallace_cska16_and_5_12 >> 0) & 0x01);
|
|
u_wallace_cska16_fa119_and0 = ((u_wallace_cska16_fa118_or0 >> 0) & 0x01) & ((u_wallace_cska16_and_5_12 >> 0) & 0x01);
|
|
u_wallace_cska16_fa119_xor1 = ((u_wallace_cska16_fa119_xor0 >> 0) & 0x01) ^ ((u_wallace_cska16_and_4_13 >> 0) & 0x01);
|
|
u_wallace_cska16_fa119_and1 = ((u_wallace_cska16_fa119_xor0 >> 0) & 0x01) & ((u_wallace_cska16_and_4_13 >> 0) & 0x01);
|
|
u_wallace_cska16_fa119_or0 = ((u_wallace_cska16_fa119_and0 >> 0) & 0x01) | ((u_wallace_cska16_fa119_and1 >> 0) & 0x01);
|
|
u_wallace_cska16_and_5_13 = ((a >> 5) & 0x01) & ((b >> 13) & 0x01);
|
|
u_wallace_cska16_and_4_14 = ((a >> 4) & 0x01) & ((b >> 14) & 0x01);
|
|
u_wallace_cska16_fa120_xor0 = ((u_wallace_cska16_fa119_or0 >> 0) & 0x01) ^ ((u_wallace_cska16_and_5_13 >> 0) & 0x01);
|
|
u_wallace_cska16_fa120_and0 = ((u_wallace_cska16_fa119_or0 >> 0) & 0x01) & ((u_wallace_cska16_and_5_13 >> 0) & 0x01);
|
|
u_wallace_cska16_fa120_xor1 = ((u_wallace_cska16_fa120_xor0 >> 0) & 0x01) ^ ((u_wallace_cska16_and_4_14 >> 0) & 0x01);
|
|
u_wallace_cska16_fa120_and1 = ((u_wallace_cska16_fa120_xor0 >> 0) & 0x01) & ((u_wallace_cska16_and_4_14 >> 0) & 0x01);
|
|
u_wallace_cska16_fa120_or0 = ((u_wallace_cska16_fa120_and0 >> 0) & 0x01) | ((u_wallace_cska16_fa120_and1 >> 0) & 0x01);
|
|
u_wallace_cska16_and_5_14 = ((a >> 5) & 0x01) & ((b >> 14) & 0x01);
|
|
u_wallace_cska16_and_4_15 = ((a >> 4) & 0x01) & ((b >> 15) & 0x01);
|
|
u_wallace_cska16_fa121_xor0 = ((u_wallace_cska16_fa120_or0 >> 0) & 0x01) ^ ((u_wallace_cska16_and_5_14 >> 0) & 0x01);
|
|
u_wallace_cska16_fa121_and0 = ((u_wallace_cska16_fa120_or0 >> 0) & 0x01) & ((u_wallace_cska16_and_5_14 >> 0) & 0x01);
|
|
u_wallace_cska16_fa121_xor1 = ((u_wallace_cska16_fa121_xor0 >> 0) & 0x01) ^ ((u_wallace_cska16_and_4_15 >> 0) & 0x01);
|
|
u_wallace_cska16_fa121_and1 = ((u_wallace_cska16_fa121_xor0 >> 0) & 0x01) & ((u_wallace_cska16_and_4_15 >> 0) & 0x01);
|
|
u_wallace_cska16_fa121_or0 = ((u_wallace_cska16_fa121_and0 >> 0) & 0x01) | ((u_wallace_cska16_fa121_and1 >> 0) & 0x01);
|
|
u_wallace_cska16_and_5_15 = ((a >> 5) & 0x01) & ((b >> 15) & 0x01);
|
|
u_wallace_cska16_fa122_xor0 = ((u_wallace_cska16_fa121_or0 >> 0) & 0x01) ^ ((u_wallace_cska16_and_5_15 >> 0) & 0x01);
|
|
u_wallace_cska16_fa122_and0 = ((u_wallace_cska16_fa121_or0 >> 0) & 0x01) & ((u_wallace_cska16_and_5_15 >> 0) & 0x01);
|
|
u_wallace_cska16_fa122_xor1 = ((u_wallace_cska16_fa122_xor0 >> 0) & 0x01) ^ ((u_wallace_cska16_fa17_xor1 >> 0) & 0x01);
|
|
u_wallace_cska16_fa122_and1 = ((u_wallace_cska16_fa122_xor0 >> 0) & 0x01) & ((u_wallace_cska16_fa17_xor1 >> 0) & 0x01);
|
|
u_wallace_cska16_fa122_or0 = ((u_wallace_cska16_fa122_and0 >> 0) & 0x01) | ((u_wallace_cska16_fa122_and1 >> 0) & 0x01);
|
|
u_wallace_cska16_fa123_xor0 = ((u_wallace_cska16_fa122_or0 >> 0) & 0x01) ^ ((u_wallace_cska16_fa18_xor1 >> 0) & 0x01);
|
|
u_wallace_cska16_fa123_and0 = ((u_wallace_cska16_fa122_or0 >> 0) & 0x01) & ((u_wallace_cska16_fa18_xor1 >> 0) & 0x01);
|
|
u_wallace_cska16_fa123_xor1 = ((u_wallace_cska16_fa123_xor0 >> 0) & 0x01) ^ ((u_wallace_cska16_fa43_xor1 >> 0) & 0x01);
|
|
u_wallace_cska16_fa123_and1 = ((u_wallace_cska16_fa123_xor0 >> 0) & 0x01) & ((u_wallace_cska16_fa43_xor1 >> 0) & 0x01);
|
|
u_wallace_cska16_fa123_or0 = ((u_wallace_cska16_fa123_and0 >> 0) & 0x01) | ((u_wallace_cska16_fa123_and1 >> 0) & 0x01);
|
|
u_wallace_cska16_fa124_xor0 = ((u_wallace_cska16_fa123_or0 >> 0) & 0x01) ^ ((u_wallace_cska16_fa44_xor1 >> 0) & 0x01);
|
|
u_wallace_cska16_fa124_and0 = ((u_wallace_cska16_fa123_or0 >> 0) & 0x01) & ((u_wallace_cska16_fa44_xor1 >> 0) & 0x01);
|
|
u_wallace_cska16_fa124_xor1 = ((u_wallace_cska16_fa124_xor0 >> 0) & 0x01) ^ ((u_wallace_cska16_fa67_xor1 >> 0) & 0x01);
|
|
u_wallace_cska16_fa124_and1 = ((u_wallace_cska16_fa124_xor0 >> 0) & 0x01) & ((u_wallace_cska16_fa67_xor1 >> 0) & 0x01);
|
|
u_wallace_cska16_fa124_or0 = ((u_wallace_cska16_fa124_and0 >> 0) & 0x01) | ((u_wallace_cska16_fa124_and1 >> 0) & 0x01);
|
|
u_wallace_cska16_fa125_xor0 = ((u_wallace_cska16_fa124_or0 >> 0) & 0x01) ^ ((u_wallace_cska16_fa68_xor1 >> 0) & 0x01);
|
|
u_wallace_cska16_fa125_and0 = ((u_wallace_cska16_fa124_or0 >> 0) & 0x01) & ((u_wallace_cska16_fa68_xor1 >> 0) & 0x01);
|
|
u_wallace_cska16_fa125_xor1 = ((u_wallace_cska16_fa125_xor0 >> 0) & 0x01) ^ ((u_wallace_cska16_fa89_xor1 >> 0) & 0x01);
|
|
u_wallace_cska16_fa125_and1 = ((u_wallace_cska16_fa125_xor0 >> 0) & 0x01) & ((u_wallace_cska16_fa89_xor1 >> 0) & 0x01);
|
|
u_wallace_cska16_fa125_or0 = ((u_wallace_cska16_fa125_and0 >> 0) & 0x01) | ((u_wallace_cska16_fa125_and1 >> 0) & 0x01);
|
|
u_wallace_cska16_ha6_xor0 = ((u_wallace_cska16_fa74_xor1 >> 0) & 0x01) ^ ((u_wallace_cska16_fa93_xor1 >> 0) & 0x01);
|
|
u_wallace_cska16_ha6_and0 = ((u_wallace_cska16_fa74_xor1 >> 0) & 0x01) & ((u_wallace_cska16_fa93_xor1 >> 0) & 0x01);
|
|
u_wallace_cska16_fa126_xor0 = ((u_wallace_cska16_ha6_and0 >> 0) & 0x01) ^ ((u_wallace_cska16_fa54_xor1 >> 0) & 0x01);
|
|
u_wallace_cska16_fa126_and0 = ((u_wallace_cska16_ha6_and0 >> 0) & 0x01) & ((u_wallace_cska16_fa54_xor1 >> 0) & 0x01);
|
|
u_wallace_cska16_fa126_xor1 = ((u_wallace_cska16_fa126_xor0 >> 0) & 0x01) ^ ((u_wallace_cska16_fa75_xor1 >> 0) & 0x01);
|
|
u_wallace_cska16_fa126_and1 = ((u_wallace_cska16_fa126_xor0 >> 0) & 0x01) & ((u_wallace_cska16_fa75_xor1 >> 0) & 0x01);
|
|
u_wallace_cska16_fa126_or0 = ((u_wallace_cska16_fa126_and0 >> 0) & 0x01) | ((u_wallace_cska16_fa126_and1 >> 0) & 0x01);
|
|
u_wallace_cska16_fa127_xor0 = ((u_wallace_cska16_fa126_or0 >> 0) & 0x01) ^ ((u_wallace_cska16_fa32_xor1 >> 0) & 0x01);
|
|
u_wallace_cska16_fa127_and0 = ((u_wallace_cska16_fa126_or0 >> 0) & 0x01) & ((u_wallace_cska16_fa32_xor1 >> 0) & 0x01);
|
|
u_wallace_cska16_fa127_xor1 = ((u_wallace_cska16_fa127_xor0 >> 0) & 0x01) ^ ((u_wallace_cska16_fa55_xor1 >> 0) & 0x01);
|
|
u_wallace_cska16_fa127_and1 = ((u_wallace_cska16_fa127_xor0 >> 0) & 0x01) & ((u_wallace_cska16_fa55_xor1 >> 0) & 0x01);
|
|
u_wallace_cska16_fa127_or0 = ((u_wallace_cska16_fa127_and0 >> 0) & 0x01) | ((u_wallace_cska16_fa127_and1 >> 0) & 0x01);
|
|
u_wallace_cska16_fa128_xor0 = ((u_wallace_cska16_fa127_or0 >> 0) & 0x01) ^ ((u_wallace_cska16_fa8_xor1 >> 0) & 0x01);
|
|
u_wallace_cska16_fa128_and0 = ((u_wallace_cska16_fa127_or0 >> 0) & 0x01) & ((u_wallace_cska16_fa8_xor1 >> 0) & 0x01);
|
|
u_wallace_cska16_fa128_xor1 = ((u_wallace_cska16_fa128_xor0 >> 0) & 0x01) ^ ((u_wallace_cska16_fa33_xor1 >> 0) & 0x01);
|
|
u_wallace_cska16_fa128_and1 = ((u_wallace_cska16_fa128_xor0 >> 0) & 0x01) & ((u_wallace_cska16_fa33_xor1 >> 0) & 0x01);
|
|
u_wallace_cska16_fa128_or0 = ((u_wallace_cska16_fa128_and0 >> 0) & 0x01) | ((u_wallace_cska16_fa128_and1 >> 0) & 0x01);
|
|
u_wallace_cska16_and_0_12 = ((a >> 0) & 0x01) & ((b >> 12) & 0x01);
|
|
u_wallace_cska16_fa129_xor0 = ((u_wallace_cska16_fa128_or0 >> 0) & 0x01) ^ ((u_wallace_cska16_and_0_12 >> 0) & 0x01);
|
|
u_wallace_cska16_fa129_and0 = ((u_wallace_cska16_fa128_or0 >> 0) & 0x01) & ((u_wallace_cska16_and_0_12 >> 0) & 0x01);
|
|
u_wallace_cska16_fa129_xor1 = ((u_wallace_cska16_fa129_xor0 >> 0) & 0x01) ^ ((u_wallace_cska16_fa9_xor1 >> 0) & 0x01);
|
|
u_wallace_cska16_fa129_and1 = ((u_wallace_cska16_fa129_xor0 >> 0) & 0x01) & ((u_wallace_cska16_fa9_xor1 >> 0) & 0x01);
|
|
u_wallace_cska16_fa129_or0 = ((u_wallace_cska16_fa129_and0 >> 0) & 0x01) | ((u_wallace_cska16_fa129_and1 >> 0) & 0x01);
|
|
u_wallace_cska16_and_1_12 = ((a >> 1) & 0x01) & ((b >> 12) & 0x01);
|
|
u_wallace_cska16_and_0_13 = ((a >> 0) & 0x01) & ((b >> 13) & 0x01);
|
|
u_wallace_cska16_fa130_xor0 = ((u_wallace_cska16_fa129_or0 >> 0) & 0x01) ^ ((u_wallace_cska16_and_1_12 >> 0) & 0x01);
|
|
u_wallace_cska16_fa130_and0 = ((u_wallace_cska16_fa129_or0 >> 0) & 0x01) & ((u_wallace_cska16_and_1_12 >> 0) & 0x01);
|
|
u_wallace_cska16_fa130_xor1 = ((u_wallace_cska16_fa130_xor0 >> 0) & 0x01) ^ ((u_wallace_cska16_and_0_13 >> 0) & 0x01);
|
|
u_wallace_cska16_fa130_and1 = ((u_wallace_cska16_fa130_xor0 >> 0) & 0x01) & ((u_wallace_cska16_and_0_13 >> 0) & 0x01);
|
|
u_wallace_cska16_fa130_or0 = ((u_wallace_cska16_fa130_and0 >> 0) & 0x01) | ((u_wallace_cska16_fa130_and1 >> 0) & 0x01);
|
|
u_wallace_cska16_and_2_12 = ((a >> 2) & 0x01) & ((b >> 12) & 0x01);
|
|
u_wallace_cska16_and_1_13 = ((a >> 1) & 0x01) & ((b >> 13) & 0x01);
|
|
u_wallace_cska16_fa131_xor0 = ((u_wallace_cska16_fa130_or0 >> 0) & 0x01) ^ ((u_wallace_cska16_and_2_12 >> 0) & 0x01);
|
|
u_wallace_cska16_fa131_and0 = ((u_wallace_cska16_fa130_or0 >> 0) & 0x01) & ((u_wallace_cska16_and_2_12 >> 0) & 0x01);
|
|
u_wallace_cska16_fa131_xor1 = ((u_wallace_cska16_fa131_xor0 >> 0) & 0x01) ^ ((u_wallace_cska16_and_1_13 >> 0) & 0x01);
|
|
u_wallace_cska16_fa131_and1 = ((u_wallace_cska16_fa131_xor0 >> 0) & 0x01) & ((u_wallace_cska16_and_1_13 >> 0) & 0x01);
|
|
u_wallace_cska16_fa131_or0 = ((u_wallace_cska16_fa131_and0 >> 0) & 0x01) | ((u_wallace_cska16_fa131_and1 >> 0) & 0x01);
|
|
u_wallace_cska16_and_3_12 = ((a >> 3) & 0x01) & ((b >> 12) & 0x01);
|
|
u_wallace_cska16_and_2_13 = ((a >> 2) & 0x01) & ((b >> 13) & 0x01);
|
|
u_wallace_cska16_fa132_xor0 = ((u_wallace_cska16_fa131_or0 >> 0) & 0x01) ^ ((u_wallace_cska16_and_3_12 >> 0) & 0x01);
|
|
u_wallace_cska16_fa132_and0 = ((u_wallace_cska16_fa131_or0 >> 0) & 0x01) & ((u_wallace_cska16_and_3_12 >> 0) & 0x01);
|
|
u_wallace_cska16_fa132_xor1 = ((u_wallace_cska16_fa132_xor0 >> 0) & 0x01) ^ ((u_wallace_cska16_and_2_13 >> 0) & 0x01);
|
|
u_wallace_cska16_fa132_and1 = ((u_wallace_cska16_fa132_xor0 >> 0) & 0x01) & ((u_wallace_cska16_and_2_13 >> 0) & 0x01);
|
|
u_wallace_cska16_fa132_or0 = ((u_wallace_cska16_fa132_and0 >> 0) & 0x01) | ((u_wallace_cska16_fa132_and1 >> 0) & 0x01);
|
|
u_wallace_cska16_and_3_13 = ((a >> 3) & 0x01) & ((b >> 13) & 0x01);
|
|
u_wallace_cska16_and_2_14 = ((a >> 2) & 0x01) & ((b >> 14) & 0x01);
|
|
u_wallace_cska16_fa133_xor0 = ((u_wallace_cska16_fa132_or0 >> 0) & 0x01) ^ ((u_wallace_cska16_and_3_13 >> 0) & 0x01);
|
|
u_wallace_cska16_fa133_and0 = ((u_wallace_cska16_fa132_or0 >> 0) & 0x01) & ((u_wallace_cska16_and_3_13 >> 0) & 0x01);
|
|
u_wallace_cska16_fa133_xor1 = ((u_wallace_cska16_fa133_xor0 >> 0) & 0x01) ^ ((u_wallace_cska16_and_2_14 >> 0) & 0x01);
|
|
u_wallace_cska16_fa133_and1 = ((u_wallace_cska16_fa133_xor0 >> 0) & 0x01) & ((u_wallace_cska16_and_2_14 >> 0) & 0x01);
|
|
u_wallace_cska16_fa133_or0 = ((u_wallace_cska16_fa133_and0 >> 0) & 0x01) | ((u_wallace_cska16_fa133_and1 >> 0) & 0x01);
|
|
u_wallace_cska16_and_3_14 = ((a >> 3) & 0x01) & ((b >> 14) & 0x01);
|
|
u_wallace_cska16_and_2_15 = ((a >> 2) & 0x01) & ((b >> 15) & 0x01);
|
|
u_wallace_cska16_fa134_xor0 = ((u_wallace_cska16_fa133_or0 >> 0) & 0x01) ^ ((u_wallace_cska16_and_3_14 >> 0) & 0x01);
|
|
u_wallace_cska16_fa134_and0 = ((u_wallace_cska16_fa133_or0 >> 0) & 0x01) & ((u_wallace_cska16_and_3_14 >> 0) & 0x01);
|
|
u_wallace_cska16_fa134_xor1 = ((u_wallace_cska16_fa134_xor0 >> 0) & 0x01) ^ ((u_wallace_cska16_and_2_15 >> 0) & 0x01);
|
|
u_wallace_cska16_fa134_and1 = ((u_wallace_cska16_fa134_xor0 >> 0) & 0x01) & ((u_wallace_cska16_and_2_15 >> 0) & 0x01);
|
|
u_wallace_cska16_fa134_or0 = ((u_wallace_cska16_fa134_and0 >> 0) & 0x01) | ((u_wallace_cska16_fa134_and1 >> 0) & 0x01);
|
|
u_wallace_cska16_and_3_15 = ((a >> 3) & 0x01) & ((b >> 15) & 0x01);
|
|
u_wallace_cska16_fa135_xor0 = ((u_wallace_cska16_fa134_or0 >> 0) & 0x01) ^ ((u_wallace_cska16_and_3_15 >> 0) & 0x01);
|
|
u_wallace_cska16_fa135_and0 = ((u_wallace_cska16_fa134_or0 >> 0) & 0x01) & ((u_wallace_cska16_and_3_15 >> 0) & 0x01);
|
|
u_wallace_cska16_fa135_xor1 = ((u_wallace_cska16_fa135_xor0 >> 0) & 0x01) ^ ((u_wallace_cska16_fa15_xor1 >> 0) & 0x01);
|
|
u_wallace_cska16_fa135_and1 = ((u_wallace_cska16_fa135_xor0 >> 0) & 0x01) & ((u_wallace_cska16_fa15_xor1 >> 0) & 0x01);
|
|
u_wallace_cska16_fa135_or0 = ((u_wallace_cska16_fa135_and0 >> 0) & 0x01) | ((u_wallace_cska16_fa135_and1 >> 0) & 0x01);
|
|
u_wallace_cska16_fa136_xor0 = ((u_wallace_cska16_fa135_or0 >> 0) & 0x01) ^ ((u_wallace_cska16_fa16_xor1 >> 0) & 0x01);
|
|
u_wallace_cska16_fa136_and0 = ((u_wallace_cska16_fa135_or0 >> 0) & 0x01) & ((u_wallace_cska16_fa16_xor1 >> 0) & 0x01);
|
|
u_wallace_cska16_fa136_xor1 = ((u_wallace_cska16_fa136_xor0 >> 0) & 0x01) ^ ((u_wallace_cska16_fa41_xor1 >> 0) & 0x01);
|
|
u_wallace_cska16_fa136_and1 = ((u_wallace_cska16_fa136_xor0 >> 0) & 0x01) & ((u_wallace_cska16_fa41_xor1 >> 0) & 0x01);
|
|
u_wallace_cska16_fa136_or0 = ((u_wallace_cska16_fa136_and0 >> 0) & 0x01) | ((u_wallace_cska16_fa136_and1 >> 0) & 0x01);
|
|
u_wallace_cska16_fa137_xor0 = ((u_wallace_cska16_fa136_or0 >> 0) & 0x01) ^ ((u_wallace_cska16_fa42_xor1 >> 0) & 0x01);
|
|
u_wallace_cska16_fa137_and0 = ((u_wallace_cska16_fa136_or0 >> 0) & 0x01) & ((u_wallace_cska16_fa42_xor1 >> 0) & 0x01);
|
|
u_wallace_cska16_fa137_xor1 = ((u_wallace_cska16_fa137_xor0 >> 0) & 0x01) ^ ((u_wallace_cska16_fa65_xor1 >> 0) & 0x01);
|
|
u_wallace_cska16_fa137_and1 = ((u_wallace_cska16_fa137_xor0 >> 0) & 0x01) & ((u_wallace_cska16_fa65_xor1 >> 0) & 0x01);
|
|
u_wallace_cska16_fa137_or0 = ((u_wallace_cska16_fa137_and0 >> 0) & 0x01) | ((u_wallace_cska16_fa137_and1 >> 0) & 0x01);
|
|
u_wallace_cska16_fa138_xor0 = ((u_wallace_cska16_fa137_or0 >> 0) & 0x01) ^ ((u_wallace_cska16_fa66_xor1 >> 0) & 0x01);
|
|
u_wallace_cska16_fa138_and0 = ((u_wallace_cska16_fa137_or0 >> 0) & 0x01) & ((u_wallace_cska16_fa66_xor1 >> 0) & 0x01);
|
|
u_wallace_cska16_fa138_xor1 = ((u_wallace_cska16_fa138_xor0 >> 0) & 0x01) ^ ((u_wallace_cska16_fa87_xor1 >> 0) & 0x01);
|
|
u_wallace_cska16_fa138_and1 = ((u_wallace_cska16_fa138_xor0 >> 0) & 0x01) & ((u_wallace_cska16_fa87_xor1 >> 0) & 0x01);
|
|
u_wallace_cska16_fa138_or0 = ((u_wallace_cska16_fa138_and0 >> 0) & 0x01) | ((u_wallace_cska16_fa138_and1 >> 0) & 0x01);
|
|
u_wallace_cska16_fa139_xor0 = ((u_wallace_cska16_fa138_or0 >> 0) & 0x01) ^ ((u_wallace_cska16_fa88_xor1 >> 0) & 0x01);
|
|
u_wallace_cska16_fa139_and0 = ((u_wallace_cska16_fa138_or0 >> 0) & 0x01) & ((u_wallace_cska16_fa88_xor1 >> 0) & 0x01);
|
|
u_wallace_cska16_fa139_xor1 = ((u_wallace_cska16_fa139_xor0 >> 0) & 0x01) ^ ((u_wallace_cska16_fa107_xor1 >> 0) & 0x01);
|
|
u_wallace_cska16_fa139_and1 = ((u_wallace_cska16_fa139_xor0 >> 0) & 0x01) & ((u_wallace_cska16_fa107_xor1 >> 0) & 0x01);
|
|
u_wallace_cska16_fa139_or0 = ((u_wallace_cska16_fa139_and0 >> 0) & 0x01) | ((u_wallace_cska16_fa139_and1 >> 0) & 0x01);
|
|
u_wallace_cska16_ha7_xor0 = ((u_wallace_cska16_fa94_xor1 >> 0) & 0x01) ^ ((u_wallace_cska16_fa111_xor1 >> 0) & 0x01);
|
|
u_wallace_cska16_ha7_and0 = ((u_wallace_cska16_fa94_xor1 >> 0) & 0x01) & ((u_wallace_cska16_fa111_xor1 >> 0) & 0x01);
|
|
u_wallace_cska16_fa140_xor0 = ((u_wallace_cska16_ha7_and0 >> 0) & 0x01) ^ ((u_wallace_cska16_fa76_xor1 >> 0) & 0x01);
|
|
u_wallace_cska16_fa140_and0 = ((u_wallace_cska16_ha7_and0 >> 0) & 0x01) & ((u_wallace_cska16_fa76_xor1 >> 0) & 0x01);
|
|
u_wallace_cska16_fa140_xor1 = ((u_wallace_cska16_fa140_xor0 >> 0) & 0x01) ^ ((u_wallace_cska16_fa95_xor1 >> 0) & 0x01);
|
|
u_wallace_cska16_fa140_and1 = ((u_wallace_cska16_fa140_xor0 >> 0) & 0x01) & ((u_wallace_cska16_fa95_xor1 >> 0) & 0x01);
|
|
u_wallace_cska16_fa140_or0 = ((u_wallace_cska16_fa140_and0 >> 0) & 0x01) | ((u_wallace_cska16_fa140_and1 >> 0) & 0x01);
|
|
u_wallace_cska16_fa141_xor0 = ((u_wallace_cska16_fa140_or0 >> 0) & 0x01) ^ ((u_wallace_cska16_fa56_xor1 >> 0) & 0x01);
|
|
u_wallace_cska16_fa141_and0 = ((u_wallace_cska16_fa140_or0 >> 0) & 0x01) & ((u_wallace_cska16_fa56_xor1 >> 0) & 0x01);
|
|
u_wallace_cska16_fa141_xor1 = ((u_wallace_cska16_fa141_xor0 >> 0) & 0x01) ^ ((u_wallace_cska16_fa77_xor1 >> 0) & 0x01);
|
|
u_wallace_cska16_fa141_and1 = ((u_wallace_cska16_fa141_xor0 >> 0) & 0x01) & ((u_wallace_cska16_fa77_xor1 >> 0) & 0x01);
|
|
u_wallace_cska16_fa141_or0 = ((u_wallace_cska16_fa141_and0 >> 0) & 0x01) | ((u_wallace_cska16_fa141_and1 >> 0) & 0x01);
|
|
u_wallace_cska16_fa142_xor0 = ((u_wallace_cska16_fa141_or0 >> 0) & 0x01) ^ ((u_wallace_cska16_fa34_xor1 >> 0) & 0x01);
|
|
u_wallace_cska16_fa142_and0 = ((u_wallace_cska16_fa141_or0 >> 0) & 0x01) & ((u_wallace_cska16_fa34_xor1 >> 0) & 0x01);
|
|
u_wallace_cska16_fa142_xor1 = ((u_wallace_cska16_fa142_xor0 >> 0) & 0x01) ^ ((u_wallace_cska16_fa57_xor1 >> 0) & 0x01);
|
|
u_wallace_cska16_fa142_and1 = ((u_wallace_cska16_fa142_xor0 >> 0) & 0x01) & ((u_wallace_cska16_fa57_xor1 >> 0) & 0x01);
|
|
u_wallace_cska16_fa142_or0 = ((u_wallace_cska16_fa142_and0 >> 0) & 0x01) | ((u_wallace_cska16_fa142_and1 >> 0) & 0x01);
|
|
u_wallace_cska16_fa143_xor0 = ((u_wallace_cska16_fa142_or0 >> 0) & 0x01) ^ ((u_wallace_cska16_fa10_xor1 >> 0) & 0x01);
|
|
u_wallace_cska16_fa143_and0 = ((u_wallace_cska16_fa142_or0 >> 0) & 0x01) & ((u_wallace_cska16_fa10_xor1 >> 0) & 0x01);
|
|
u_wallace_cska16_fa143_xor1 = ((u_wallace_cska16_fa143_xor0 >> 0) & 0x01) ^ ((u_wallace_cska16_fa35_xor1 >> 0) & 0x01);
|
|
u_wallace_cska16_fa143_and1 = ((u_wallace_cska16_fa143_xor0 >> 0) & 0x01) & ((u_wallace_cska16_fa35_xor1 >> 0) & 0x01);
|
|
u_wallace_cska16_fa143_or0 = ((u_wallace_cska16_fa143_and0 >> 0) & 0x01) | ((u_wallace_cska16_fa143_and1 >> 0) & 0x01);
|
|
u_wallace_cska16_and_0_14 = ((a >> 0) & 0x01) & ((b >> 14) & 0x01);
|
|
u_wallace_cska16_fa144_xor0 = ((u_wallace_cska16_fa143_or0 >> 0) & 0x01) ^ ((u_wallace_cska16_and_0_14 >> 0) & 0x01);
|
|
u_wallace_cska16_fa144_and0 = ((u_wallace_cska16_fa143_or0 >> 0) & 0x01) & ((u_wallace_cska16_and_0_14 >> 0) & 0x01);
|
|
u_wallace_cska16_fa144_xor1 = ((u_wallace_cska16_fa144_xor0 >> 0) & 0x01) ^ ((u_wallace_cska16_fa11_xor1 >> 0) & 0x01);
|
|
u_wallace_cska16_fa144_and1 = ((u_wallace_cska16_fa144_xor0 >> 0) & 0x01) & ((u_wallace_cska16_fa11_xor1 >> 0) & 0x01);
|
|
u_wallace_cska16_fa144_or0 = ((u_wallace_cska16_fa144_and0 >> 0) & 0x01) | ((u_wallace_cska16_fa144_and1 >> 0) & 0x01);
|
|
u_wallace_cska16_and_1_14 = ((a >> 1) & 0x01) & ((b >> 14) & 0x01);
|
|
u_wallace_cska16_and_0_15 = ((a >> 0) & 0x01) & ((b >> 15) & 0x01);
|
|
u_wallace_cska16_fa145_xor0 = ((u_wallace_cska16_fa144_or0 >> 0) & 0x01) ^ ((u_wallace_cska16_and_1_14 >> 0) & 0x01);
|
|
u_wallace_cska16_fa145_and0 = ((u_wallace_cska16_fa144_or0 >> 0) & 0x01) & ((u_wallace_cska16_and_1_14 >> 0) & 0x01);
|
|
u_wallace_cska16_fa145_xor1 = ((u_wallace_cska16_fa145_xor0 >> 0) & 0x01) ^ ((u_wallace_cska16_and_0_15 >> 0) & 0x01);
|
|
u_wallace_cska16_fa145_and1 = ((u_wallace_cska16_fa145_xor0 >> 0) & 0x01) & ((u_wallace_cska16_and_0_15 >> 0) & 0x01);
|
|
u_wallace_cska16_fa145_or0 = ((u_wallace_cska16_fa145_and0 >> 0) & 0x01) | ((u_wallace_cska16_fa145_and1 >> 0) & 0x01);
|
|
u_wallace_cska16_and_1_15 = ((a >> 1) & 0x01) & ((b >> 15) & 0x01);
|
|
u_wallace_cska16_fa146_xor0 = ((u_wallace_cska16_fa145_or0 >> 0) & 0x01) ^ ((u_wallace_cska16_and_1_15 >> 0) & 0x01);
|
|
u_wallace_cska16_fa146_and0 = ((u_wallace_cska16_fa145_or0 >> 0) & 0x01) & ((u_wallace_cska16_and_1_15 >> 0) & 0x01);
|
|
u_wallace_cska16_fa146_xor1 = ((u_wallace_cska16_fa146_xor0 >> 0) & 0x01) ^ ((u_wallace_cska16_fa13_xor1 >> 0) & 0x01);
|
|
u_wallace_cska16_fa146_and1 = ((u_wallace_cska16_fa146_xor0 >> 0) & 0x01) & ((u_wallace_cska16_fa13_xor1 >> 0) & 0x01);
|
|
u_wallace_cska16_fa146_or0 = ((u_wallace_cska16_fa146_and0 >> 0) & 0x01) | ((u_wallace_cska16_fa146_and1 >> 0) & 0x01);
|
|
u_wallace_cska16_fa147_xor0 = ((u_wallace_cska16_fa146_or0 >> 0) & 0x01) ^ ((u_wallace_cska16_fa14_xor1 >> 0) & 0x01);
|
|
u_wallace_cska16_fa147_and0 = ((u_wallace_cska16_fa146_or0 >> 0) & 0x01) & ((u_wallace_cska16_fa14_xor1 >> 0) & 0x01);
|
|
u_wallace_cska16_fa147_xor1 = ((u_wallace_cska16_fa147_xor0 >> 0) & 0x01) ^ ((u_wallace_cska16_fa39_xor1 >> 0) & 0x01);
|
|
u_wallace_cska16_fa147_and1 = ((u_wallace_cska16_fa147_xor0 >> 0) & 0x01) & ((u_wallace_cska16_fa39_xor1 >> 0) & 0x01);
|
|
u_wallace_cska16_fa147_or0 = ((u_wallace_cska16_fa147_and0 >> 0) & 0x01) | ((u_wallace_cska16_fa147_and1 >> 0) & 0x01);
|
|
u_wallace_cska16_fa148_xor0 = ((u_wallace_cska16_fa147_or0 >> 0) & 0x01) ^ ((u_wallace_cska16_fa40_xor1 >> 0) & 0x01);
|
|
u_wallace_cska16_fa148_and0 = ((u_wallace_cska16_fa147_or0 >> 0) & 0x01) & ((u_wallace_cska16_fa40_xor1 >> 0) & 0x01);
|
|
u_wallace_cska16_fa148_xor1 = ((u_wallace_cska16_fa148_xor0 >> 0) & 0x01) ^ ((u_wallace_cska16_fa63_xor1 >> 0) & 0x01);
|
|
u_wallace_cska16_fa148_and1 = ((u_wallace_cska16_fa148_xor0 >> 0) & 0x01) & ((u_wallace_cska16_fa63_xor1 >> 0) & 0x01);
|
|
u_wallace_cska16_fa148_or0 = ((u_wallace_cska16_fa148_and0 >> 0) & 0x01) | ((u_wallace_cska16_fa148_and1 >> 0) & 0x01);
|
|
u_wallace_cska16_fa149_xor0 = ((u_wallace_cska16_fa148_or0 >> 0) & 0x01) ^ ((u_wallace_cska16_fa64_xor1 >> 0) & 0x01);
|
|
u_wallace_cska16_fa149_and0 = ((u_wallace_cska16_fa148_or0 >> 0) & 0x01) & ((u_wallace_cska16_fa64_xor1 >> 0) & 0x01);
|
|
u_wallace_cska16_fa149_xor1 = ((u_wallace_cska16_fa149_xor0 >> 0) & 0x01) ^ ((u_wallace_cska16_fa85_xor1 >> 0) & 0x01);
|
|
u_wallace_cska16_fa149_and1 = ((u_wallace_cska16_fa149_xor0 >> 0) & 0x01) & ((u_wallace_cska16_fa85_xor1 >> 0) & 0x01);
|
|
u_wallace_cska16_fa149_or0 = ((u_wallace_cska16_fa149_and0 >> 0) & 0x01) | ((u_wallace_cska16_fa149_and1 >> 0) & 0x01);
|
|
u_wallace_cska16_fa150_xor0 = ((u_wallace_cska16_fa149_or0 >> 0) & 0x01) ^ ((u_wallace_cska16_fa86_xor1 >> 0) & 0x01);
|
|
u_wallace_cska16_fa150_and0 = ((u_wallace_cska16_fa149_or0 >> 0) & 0x01) & ((u_wallace_cska16_fa86_xor1 >> 0) & 0x01);
|
|
u_wallace_cska16_fa150_xor1 = ((u_wallace_cska16_fa150_xor0 >> 0) & 0x01) ^ ((u_wallace_cska16_fa105_xor1 >> 0) & 0x01);
|
|
u_wallace_cska16_fa150_and1 = ((u_wallace_cska16_fa150_xor0 >> 0) & 0x01) & ((u_wallace_cska16_fa105_xor1 >> 0) & 0x01);
|
|
u_wallace_cska16_fa150_or0 = ((u_wallace_cska16_fa150_and0 >> 0) & 0x01) | ((u_wallace_cska16_fa150_and1 >> 0) & 0x01);
|
|
u_wallace_cska16_fa151_xor0 = ((u_wallace_cska16_fa150_or0 >> 0) & 0x01) ^ ((u_wallace_cska16_fa106_xor1 >> 0) & 0x01);
|
|
u_wallace_cska16_fa151_and0 = ((u_wallace_cska16_fa150_or0 >> 0) & 0x01) & ((u_wallace_cska16_fa106_xor1 >> 0) & 0x01);
|
|
u_wallace_cska16_fa151_xor1 = ((u_wallace_cska16_fa151_xor0 >> 0) & 0x01) ^ ((u_wallace_cska16_fa123_xor1 >> 0) & 0x01);
|
|
u_wallace_cska16_fa151_and1 = ((u_wallace_cska16_fa151_xor0 >> 0) & 0x01) & ((u_wallace_cska16_fa123_xor1 >> 0) & 0x01);
|
|
u_wallace_cska16_fa151_or0 = ((u_wallace_cska16_fa151_and0 >> 0) & 0x01) | ((u_wallace_cska16_fa151_and1 >> 0) & 0x01);
|
|
u_wallace_cska16_ha8_xor0 = ((u_wallace_cska16_fa112_xor1 >> 0) & 0x01) ^ ((u_wallace_cska16_fa127_xor1 >> 0) & 0x01);
|
|
u_wallace_cska16_ha8_and0 = ((u_wallace_cska16_fa112_xor1 >> 0) & 0x01) & ((u_wallace_cska16_fa127_xor1 >> 0) & 0x01);
|
|
u_wallace_cska16_fa152_xor0 = ((u_wallace_cska16_ha8_and0 >> 0) & 0x01) ^ ((u_wallace_cska16_fa96_xor1 >> 0) & 0x01);
|
|
u_wallace_cska16_fa152_and0 = ((u_wallace_cska16_ha8_and0 >> 0) & 0x01) & ((u_wallace_cska16_fa96_xor1 >> 0) & 0x01);
|
|
u_wallace_cska16_fa152_xor1 = ((u_wallace_cska16_fa152_xor0 >> 0) & 0x01) ^ ((u_wallace_cska16_fa113_xor1 >> 0) & 0x01);
|
|
u_wallace_cska16_fa152_and1 = ((u_wallace_cska16_fa152_xor0 >> 0) & 0x01) & ((u_wallace_cska16_fa113_xor1 >> 0) & 0x01);
|
|
u_wallace_cska16_fa152_or0 = ((u_wallace_cska16_fa152_and0 >> 0) & 0x01) | ((u_wallace_cska16_fa152_and1 >> 0) & 0x01);
|
|
u_wallace_cska16_fa153_xor0 = ((u_wallace_cska16_fa152_or0 >> 0) & 0x01) ^ ((u_wallace_cska16_fa78_xor1 >> 0) & 0x01);
|
|
u_wallace_cska16_fa153_and0 = ((u_wallace_cska16_fa152_or0 >> 0) & 0x01) & ((u_wallace_cska16_fa78_xor1 >> 0) & 0x01);
|
|
u_wallace_cska16_fa153_xor1 = ((u_wallace_cska16_fa153_xor0 >> 0) & 0x01) ^ ((u_wallace_cska16_fa97_xor1 >> 0) & 0x01);
|
|
u_wallace_cska16_fa153_and1 = ((u_wallace_cska16_fa153_xor0 >> 0) & 0x01) & ((u_wallace_cska16_fa97_xor1 >> 0) & 0x01);
|
|
u_wallace_cska16_fa153_or0 = ((u_wallace_cska16_fa153_and0 >> 0) & 0x01) | ((u_wallace_cska16_fa153_and1 >> 0) & 0x01);
|
|
u_wallace_cska16_fa154_xor0 = ((u_wallace_cska16_fa153_or0 >> 0) & 0x01) ^ ((u_wallace_cska16_fa58_xor1 >> 0) & 0x01);
|
|
u_wallace_cska16_fa154_and0 = ((u_wallace_cska16_fa153_or0 >> 0) & 0x01) & ((u_wallace_cska16_fa58_xor1 >> 0) & 0x01);
|
|
u_wallace_cska16_fa154_xor1 = ((u_wallace_cska16_fa154_xor0 >> 0) & 0x01) ^ ((u_wallace_cska16_fa79_xor1 >> 0) & 0x01);
|
|
u_wallace_cska16_fa154_and1 = ((u_wallace_cska16_fa154_xor0 >> 0) & 0x01) & ((u_wallace_cska16_fa79_xor1 >> 0) & 0x01);
|
|
u_wallace_cska16_fa154_or0 = ((u_wallace_cska16_fa154_and0 >> 0) & 0x01) | ((u_wallace_cska16_fa154_and1 >> 0) & 0x01);
|
|
u_wallace_cska16_fa155_xor0 = ((u_wallace_cska16_fa154_or0 >> 0) & 0x01) ^ ((u_wallace_cska16_fa36_xor1 >> 0) & 0x01);
|
|
u_wallace_cska16_fa155_and0 = ((u_wallace_cska16_fa154_or0 >> 0) & 0x01) & ((u_wallace_cska16_fa36_xor1 >> 0) & 0x01);
|
|
u_wallace_cska16_fa155_xor1 = ((u_wallace_cska16_fa155_xor0 >> 0) & 0x01) ^ ((u_wallace_cska16_fa59_xor1 >> 0) & 0x01);
|
|
u_wallace_cska16_fa155_and1 = ((u_wallace_cska16_fa155_xor0 >> 0) & 0x01) & ((u_wallace_cska16_fa59_xor1 >> 0) & 0x01);
|
|
u_wallace_cska16_fa155_or0 = ((u_wallace_cska16_fa155_and0 >> 0) & 0x01) | ((u_wallace_cska16_fa155_and1 >> 0) & 0x01);
|
|
u_wallace_cska16_fa156_xor0 = ((u_wallace_cska16_fa155_or0 >> 0) & 0x01) ^ ((u_wallace_cska16_fa12_xor1 >> 0) & 0x01);
|
|
u_wallace_cska16_fa156_and0 = ((u_wallace_cska16_fa155_or0 >> 0) & 0x01) & ((u_wallace_cska16_fa12_xor1 >> 0) & 0x01);
|
|
u_wallace_cska16_fa156_xor1 = ((u_wallace_cska16_fa156_xor0 >> 0) & 0x01) ^ ((u_wallace_cska16_fa37_xor1 >> 0) & 0x01);
|
|
u_wallace_cska16_fa156_and1 = ((u_wallace_cska16_fa156_xor0 >> 0) & 0x01) & ((u_wallace_cska16_fa37_xor1 >> 0) & 0x01);
|
|
u_wallace_cska16_fa156_or0 = ((u_wallace_cska16_fa156_and0 >> 0) & 0x01) | ((u_wallace_cska16_fa156_and1 >> 0) & 0x01);
|
|
u_wallace_cska16_fa157_xor0 = ((u_wallace_cska16_fa156_or0 >> 0) & 0x01) ^ ((u_wallace_cska16_fa38_xor1 >> 0) & 0x01);
|
|
u_wallace_cska16_fa157_and0 = ((u_wallace_cska16_fa156_or0 >> 0) & 0x01) & ((u_wallace_cska16_fa38_xor1 >> 0) & 0x01);
|
|
u_wallace_cska16_fa157_xor1 = ((u_wallace_cska16_fa157_xor0 >> 0) & 0x01) ^ ((u_wallace_cska16_fa61_xor1 >> 0) & 0x01);
|
|
u_wallace_cska16_fa157_and1 = ((u_wallace_cska16_fa157_xor0 >> 0) & 0x01) & ((u_wallace_cska16_fa61_xor1 >> 0) & 0x01);
|
|
u_wallace_cska16_fa157_or0 = ((u_wallace_cska16_fa157_and0 >> 0) & 0x01) | ((u_wallace_cska16_fa157_and1 >> 0) & 0x01);
|
|
u_wallace_cska16_fa158_xor0 = ((u_wallace_cska16_fa157_or0 >> 0) & 0x01) ^ ((u_wallace_cska16_fa62_xor1 >> 0) & 0x01);
|
|
u_wallace_cska16_fa158_and0 = ((u_wallace_cska16_fa157_or0 >> 0) & 0x01) & ((u_wallace_cska16_fa62_xor1 >> 0) & 0x01);
|
|
u_wallace_cska16_fa158_xor1 = ((u_wallace_cska16_fa158_xor0 >> 0) & 0x01) ^ ((u_wallace_cska16_fa83_xor1 >> 0) & 0x01);
|
|
u_wallace_cska16_fa158_and1 = ((u_wallace_cska16_fa158_xor0 >> 0) & 0x01) & ((u_wallace_cska16_fa83_xor1 >> 0) & 0x01);
|
|
u_wallace_cska16_fa158_or0 = ((u_wallace_cska16_fa158_and0 >> 0) & 0x01) | ((u_wallace_cska16_fa158_and1 >> 0) & 0x01);
|
|
u_wallace_cska16_fa159_xor0 = ((u_wallace_cska16_fa158_or0 >> 0) & 0x01) ^ ((u_wallace_cska16_fa84_xor1 >> 0) & 0x01);
|
|
u_wallace_cska16_fa159_and0 = ((u_wallace_cska16_fa158_or0 >> 0) & 0x01) & ((u_wallace_cska16_fa84_xor1 >> 0) & 0x01);
|
|
u_wallace_cska16_fa159_xor1 = ((u_wallace_cska16_fa159_xor0 >> 0) & 0x01) ^ ((u_wallace_cska16_fa103_xor1 >> 0) & 0x01);
|
|
u_wallace_cska16_fa159_and1 = ((u_wallace_cska16_fa159_xor0 >> 0) & 0x01) & ((u_wallace_cska16_fa103_xor1 >> 0) & 0x01);
|
|
u_wallace_cska16_fa159_or0 = ((u_wallace_cska16_fa159_and0 >> 0) & 0x01) | ((u_wallace_cska16_fa159_and1 >> 0) & 0x01);
|
|
u_wallace_cska16_fa160_xor0 = ((u_wallace_cska16_fa159_or0 >> 0) & 0x01) ^ ((u_wallace_cska16_fa104_xor1 >> 0) & 0x01);
|
|
u_wallace_cska16_fa160_and0 = ((u_wallace_cska16_fa159_or0 >> 0) & 0x01) & ((u_wallace_cska16_fa104_xor1 >> 0) & 0x01);
|
|
u_wallace_cska16_fa160_xor1 = ((u_wallace_cska16_fa160_xor0 >> 0) & 0x01) ^ ((u_wallace_cska16_fa121_xor1 >> 0) & 0x01);
|
|
u_wallace_cska16_fa160_and1 = ((u_wallace_cska16_fa160_xor0 >> 0) & 0x01) & ((u_wallace_cska16_fa121_xor1 >> 0) & 0x01);
|
|
u_wallace_cska16_fa160_or0 = ((u_wallace_cska16_fa160_and0 >> 0) & 0x01) | ((u_wallace_cska16_fa160_and1 >> 0) & 0x01);
|
|
u_wallace_cska16_fa161_xor0 = ((u_wallace_cska16_fa160_or0 >> 0) & 0x01) ^ ((u_wallace_cska16_fa122_xor1 >> 0) & 0x01);
|
|
u_wallace_cska16_fa161_and0 = ((u_wallace_cska16_fa160_or0 >> 0) & 0x01) & ((u_wallace_cska16_fa122_xor1 >> 0) & 0x01);
|
|
u_wallace_cska16_fa161_xor1 = ((u_wallace_cska16_fa161_xor0 >> 0) & 0x01) ^ ((u_wallace_cska16_fa137_xor1 >> 0) & 0x01);
|
|
u_wallace_cska16_fa161_and1 = ((u_wallace_cska16_fa161_xor0 >> 0) & 0x01) & ((u_wallace_cska16_fa137_xor1 >> 0) & 0x01);
|
|
u_wallace_cska16_fa161_or0 = ((u_wallace_cska16_fa161_and0 >> 0) & 0x01) | ((u_wallace_cska16_fa161_and1 >> 0) & 0x01);
|
|
u_wallace_cska16_ha9_xor0 = ((u_wallace_cska16_fa128_xor1 >> 0) & 0x01) ^ ((u_wallace_cska16_fa141_xor1 >> 0) & 0x01);
|
|
u_wallace_cska16_ha9_and0 = ((u_wallace_cska16_fa128_xor1 >> 0) & 0x01) & ((u_wallace_cska16_fa141_xor1 >> 0) & 0x01);
|
|
u_wallace_cska16_fa162_xor0 = ((u_wallace_cska16_ha9_and0 >> 0) & 0x01) ^ ((u_wallace_cska16_fa114_xor1 >> 0) & 0x01);
|
|
u_wallace_cska16_fa162_and0 = ((u_wallace_cska16_ha9_and0 >> 0) & 0x01) & ((u_wallace_cska16_fa114_xor1 >> 0) & 0x01);
|
|
u_wallace_cska16_fa162_xor1 = ((u_wallace_cska16_fa162_xor0 >> 0) & 0x01) ^ ((u_wallace_cska16_fa129_xor1 >> 0) & 0x01);
|
|
u_wallace_cska16_fa162_and1 = ((u_wallace_cska16_fa162_xor0 >> 0) & 0x01) & ((u_wallace_cska16_fa129_xor1 >> 0) & 0x01);
|
|
u_wallace_cska16_fa162_or0 = ((u_wallace_cska16_fa162_and0 >> 0) & 0x01) | ((u_wallace_cska16_fa162_and1 >> 0) & 0x01);
|
|
u_wallace_cska16_fa163_xor0 = ((u_wallace_cska16_fa162_or0 >> 0) & 0x01) ^ ((u_wallace_cska16_fa98_xor1 >> 0) & 0x01);
|
|
u_wallace_cska16_fa163_and0 = ((u_wallace_cska16_fa162_or0 >> 0) & 0x01) & ((u_wallace_cska16_fa98_xor1 >> 0) & 0x01);
|
|
u_wallace_cska16_fa163_xor1 = ((u_wallace_cska16_fa163_xor0 >> 0) & 0x01) ^ ((u_wallace_cska16_fa115_xor1 >> 0) & 0x01);
|
|
u_wallace_cska16_fa163_and1 = ((u_wallace_cska16_fa163_xor0 >> 0) & 0x01) & ((u_wallace_cska16_fa115_xor1 >> 0) & 0x01);
|
|
u_wallace_cska16_fa163_or0 = ((u_wallace_cska16_fa163_and0 >> 0) & 0x01) | ((u_wallace_cska16_fa163_and1 >> 0) & 0x01);
|
|
u_wallace_cska16_fa164_xor0 = ((u_wallace_cska16_fa163_or0 >> 0) & 0x01) ^ ((u_wallace_cska16_fa80_xor1 >> 0) & 0x01);
|
|
u_wallace_cska16_fa164_and0 = ((u_wallace_cska16_fa163_or0 >> 0) & 0x01) & ((u_wallace_cska16_fa80_xor1 >> 0) & 0x01);
|
|
u_wallace_cska16_fa164_xor1 = ((u_wallace_cska16_fa164_xor0 >> 0) & 0x01) ^ ((u_wallace_cska16_fa99_xor1 >> 0) & 0x01);
|
|
u_wallace_cska16_fa164_and1 = ((u_wallace_cska16_fa164_xor0 >> 0) & 0x01) & ((u_wallace_cska16_fa99_xor1 >> 0) & 0x01);
|
|
u_wallace_cska16_fa164_or0 = ((u_wallace_cska16_fa164_and0 >> 0) & 0x01) | ((u_wallace_cska16_fa164_and1 >> 0) & 0x01);
|
|
u_wallace_cska16_fa165_xor0 = ((u_wallace_cska16_fa164_or0 >> 0) & 0x01) ^ ((u_wallace_cska16_fa60_xor1 >> 0) & 0x01);
|
|
u_wallace_cska16_fa165_and0 = ((u_wallace_cska16_fa164_or0 >> 0) & 0x01) & ((u_wallace_cska16_fa60_xor1 >> 0) & 0x01);
|
|
u_wallace_cska16_fa165_xor1 = ((u_wallace_cska16_fa165_xor0 >> 0) & 0x01) ^ ((u_wallace_cska16_fa81_xor1 >> 0) & 0x01);
|
|
u_wallace_cska16_fa165_and1 = ((u_wallace_cska16_fa165_xor0 >> 0) & 0x01) & ((u_wallace_cska16_fa81_xor1 >> 0) & 0x01);
|
|
u_wallace_cska16_fa165_or0 = ((u_wallace_cska16_fa165_and0 >> 0) & 0x01) | ((u_wallace_cska16_fa165_and1 >> 0) & 0x01);
|
|
u_wallace_cska16_fa166_xor0 = ((u_wallace_cska16_fa165_or0 >> 0) & 0x01) ^ ((u_wallace_cska16_fa82_xor1 >> 0) & 0x01);
|
|
u_wallace_cska16_fa166_and0 = ((u_wallace_cska16_fa165_or0 >> 0) & 0x01) & ((u_wallace_cska16_fa82_xor1 >> 0) & 0x01);
|
|
u_wallace_cska16_fa166_xor1 = ((u_wallace_cska16_fa166_xor0 >> 0) & 0x01) ^ ((u_wallace_cska16_fa101_xor1 >> 0) & 0x01);
|
|
u_wallace_cska16_fa166_and1 = ((u_wallace_cska16_fa166_xor0 >> 0) & 0x01) & ((u_wallace_cska16_fa101_xor1 >> 0) & 0x01);
|
|
u_wallace_cska16_fa166_or0 = ((u_wallace_cska16_fa166_and0 >> 0) & 0x01) | ((u_wallace_cska16_fa166_and1 >> 0) & 0x01);
|
|
u_wallace_cska16_fa167_xor0 = ((u_wallace_cska16_fa166_or0 >> 0) & 0x01) ^ ((u_wallace_cska16_fa102_xor1 >> 0) & 0x01);
|
|
u_wallace_cska16_fa167_and0 = ((u_wallace_cska16_fa166_or0 >> 0) & 0x01) & ((u_wallace_cska16_fa102_xor1 >> 0) & 0x01);
|
|
u_wallace_cska16_fa167_xor1 = ((u_wallace_cska16_fa167_xor0 >> 0) & 0x01) ^ ((u_wallace_cska16_fa119_xor1 >> 0) & 0x01);
|
|
u_wallace_cska16_fa167_and1 = ((u_wallace_cska16_fa167_xor0 >> 0) & 0x01) & ((u_wallace_cska16_fa119_xor1 >> 0) & 0x01);
|
|
u_wallace_cska16_fa167_or0 = ((u_wallace_cska16_fa167_and0 >> 0) & 0x01) | ((u_wallace_cska16_fa167_and1 >> 0) & 0x01);
|
|
u_wallace_cska16_fa168_xor0 = ((u_wallace_cska16_fa167_or0 >> 0) & 0x01) ^ ((u_wallace_cska16_fa120_xor1 >> 0) & 0x01);
|
|
u_wallace_cska16_fa168_and0 = ((u_wallace_cska16_fa167_or0 >> 0) & 0x01) & ((u_wallace_cska16_fa120_xor1 >> 0) & 0x01);
|
|
u_wallace_cska16_fa168_xor1 = ((u_wallace_cska16_fa168_xor0 >> 0) & 0x01) ^ ((u_wallace_cska16_fa135_xor1 >> 0) & 0x01);
|
|
u_wallace_cska16_fa168_and1 = ((u_wallace_cska16_fa168_xor0 >> 0) & 0x01) & ((u_wallace_cska16_fa135_xor1 >> 0) & 0x01);
|
|
u_wallace_cska16_fa168_or0 = ((u_wallace_cska16_fa168_and0 >> 0) & 0x01) | ((u_wallace_cska16_fa168_and1 >> 0) & 0x01);
|
|
u_wallace_cska16_fa169_xor0 = ((u_wallace_cska16_fa168_or0 >> 0) & 0x01) ^ ((u_wallace_cska16_fa136_xor1 >> 0) & 0x01);
|
|
u_wallace_cska16_fa169_and0 = ((u_wallace_cska16_fa168_or0 >> 0) & 0x01) & ((u_wallace_cska16_fa136_xor1 >> 0) & 0x01);
|
|
u_wallace_cska16_fa169_xor1 = ((u_wallace_cska16_fa169_xor0 >> 0) & 0x01) ^ ((u_wallace_cska16_fa149_xor1 >> 0) & 0x01);
|
|
u_wallace_cska16_fa169_and1 = ((u_wallace_cska16_fa169_xor0 >> 0) & 0x01) & ((u_wallace_cska16_fa149_xor1 >> 0) & 0x01);
|
|
u_wallace_cska16_fa169_or0 = ((u_wallace_cska16_fa169_and0 >> 0) & 0x01) | ((u_wallace_cska16_fa169_and1 >> 0) & 0x01);
|
|
u_wallace_cska16_ha10_xor0 = ((u_wallace_cska16_fa142_xor1 >> 0) & 0x01) ^ ((u_wallace_cska16_fa153_xor1 >> 0) & 0x01);
|
|
u_wallace_cska16_ha10_and0 = ((u_wallace_cska16_fa142_xor1 >> 0) & 0x01) & ((u_wallace_cska16_fa153_xor1 >> 0) & 0x01);
|
|
u_wallace_cska16_fa170_xor0 = ((u_wallace_cska16_ha10_and0 >> 0) & 0x01) ^ ((u_wallace_cska16_fa130_xor1 >> 0) & 0x01);
|
|
u_wallace_cska16_fa170_and0 = ((u_wallace_cska16_ha10_and0 >> 0) & 0x01) & ((u_wallace_cska16_fa130_xor1 >> 0) & 0x01);
|
|
u_wallace_cska16_fa170_xor1 = ((u_wallace_cska16_fa170_xor0 >> 0) & 0x01) ^ ((u_wallace_cska16_fa143_xor1 >> 0) & 0x01);
|
|
u_wallace_cska16_fa170_and1 = ((u_wallace_cska16_fa170_xor0 >> 0) & 0x01) & ((u_wallace_cska16_fa143_xor1 >> 0) & 0x01);
|
|
u_wallace_cska16_fa170_or0 = ((u_wallace_cska16_fa170_and0 >> 0) & 0x01) | ((u_wallace_cska16_fa170_and1 >> 0) & 0x01);
|
|
u_wallace_cska16_fa171_xor0 = ((u_wallace_cska16_fa170_or0 >> 0) & 0x01) ^ ((u_wallace_cska16_fa116_xor1 >> 0) & 0x01);
|
|
u_wallace_cska16_fa171_and0 = ((u_wallace_cska16_fa170_or0 >> 0) & 0x01) & ((u_wallace_cska16_fa116_xor1 >> 0) & 0x01);
|
|
u_wallace_cska16_fa171_xor1 = ((u_wallace_cska16_fa171_xor0 >> 0) & 0x01) ^ ((u_wallace_cska16_fa131_xor1 >> 0) & 0x01);
|
|
u_wallace_cska16_fa171_and1 = ((u_wallace_cska16_fa171_xor0 >> 0) & 0x01) & ((u_wallace_cska16_fa131_xor1 >> 0) & 0x01);
|
|
u_wallace_cska16_fa171_or0 = ((u_wallace_cska16_fa171_and0 >> 0) & 0x01) | ((u_wallace_cska16_fa171_and1 >> 0) & 0x01);
|
|
u_wallace_cska16_fa172_xor0 = ((u_wallace_cska16_fa171_or0 >> 0) & 0x01) ^ ((u_wallace_cska16_fa100_xor1 >> 0) & 0x01);
|
|
u_wallace_cska16_fa172_and0 = ((u_wallace_cska16_fa171_or0 >> 0) & 0x01) & ((u_wallace_cska16_fa100_xor1 >> 0) & 0x01);
|
|
u_wallace_cska16_fa172_xor1 = ((u_wallace_cska16_fa172_xor0 >> 0) & 0x01) ^ ((u_wallace_cska16_fa117_xor1 >> 0) & 0x01);
|
|
u_wallace_cska16_fa172_and1 = ((u_wallace_cska16_fa172_xor0 >> 0) & 0x01) & ((u_wallace_cska16_fa117_xor1 >> 0) & 0x01);
|
|
u_wallace_cska16_fa172_or0 = ((u_wallace_cska16_fa172_and0 >> 0) & 0x01) | ((u_wallace_cska16_fa172_and1 >> 0) & 0x01);
|
|
u_wallace_cska16_fa173_xor0 = ((u_wallace_cska16_fa172_or0 >> 0) & 0x01) ^ ((u_wallace_cska16_fa118_xor1 >> 0) & 0x01);
|
|
u_wallace_cska16_fa173_and0 = ((u_wallace_cska16_fa172_or0 >> 0) & 0x01) & ((u_wallace_cska16_fa118_xor1 >> 0) & 0x01);
|
|
u_wallace_cska16_fa173_xor1 = ((u_wallace_cska16_fa173_xor0 >> 0) & 0x01) ^ ((u_wallace_cska16_fa133_xor1 >> 0) & 0x01);
|
|
u_wallace_cska16_fa173_and1 = ((u_wallace_cska16_fa173_xor0 >> 0) & 0x01) & ((u_wallace_cska16_fa133_xor1 >> 0) & 0x01);
|
|
u_wallace_cska16_fa173_or0 = ((u_wallace_cska16_fa173_and0 >> 0) & 0x01) | ((u_wallace_cska16_fa173_and1 >> 0) & 0x01);
|
|
u_wallace_cska16_fa174_xor0 = ((u_wallace_cska16_fa173_or0 >> 0) & 0x01) ^ ((u_wallace_cska16_fa134_xor1 >> 0) & 0x01);
|
|
u_wallace_cska16_fa174_and0 = ((u_wallace_cska16_fa173_or0 >> 0) & 0x01) & ((u_wallace_cska16_fa134_xor1 >> 0) & 0x01);
|
|
u_wallace_cska16_fa174_xor1 = ((u_wallace_cska16_fa174_xor0 >> 0) & 0x01) ^ ((u_wallace_cska16_fa147_xor1 >> 0) & 0x01);
|
|
u_wallace_cska16_fa174_and1 = ((u_wallace_cska16_fa174_xor0 >> 0) & 0x01) & ((u_wallace_cska16_fa147_xor1 >> 0) & 0x01);
|
|
u_wallace_cska16_fa174_or0 = ((u_wallace_cska16_fa174_and0 >> 0) & 0x01) | ((u_wallace_cska16_fa174_and1 >> 0) & 0x01);
|
|
u_wallace_cska16_fa175_xor0 = ((u_wallace_cska16_fa174_or0 >> 0) & 0x01) ^ ((u_wallace_cska16_fa148_xor1 >> 0) & 0x01);
|
|
u_wallace_cska16_fa175_and0 = ((u_wallace_cska16_fa174_or0 >> 0) & 0x01) & ((u_wallace_cska16_fa148_xor1 >> 0) & 0x01);
|
|
u_wallace_cska16_fa175_xor1 = ((u_wallace_cska16_fa175_xor0 >> 0) & 0x01) ^ ((u_wallace_cska16_fa159_xor1 >> 0) & 0x01);
|
|
u_wallace_cska16_fa175_and1 = ((u_wallace_cska16_fa175_xor0 >> 0) & 0x01) & ((u_wallace_cska16_fa159_xor1 >> 0) & 0x01);
|
|
u_wallace_cska16_fa175_or0 = ((u_wallace_cska16_fa175_and0 >> 0) & 0x01) | ((u_wallace_cska16_fa175_and1 >> 0) & 0x01);
|
|
u_wallace_cska16_ha11_xor0 = ((u_wallace_cska16_fa154_xor1 >> 0) & 0x01) ^ ((u_wallace_cska16_fa163_xor1 >> 0) & 0x01);
|
|
u_wallace_cska16_ha11_and0 = ((u_wallace_cska16_fa154_xor1 >> 0) & 0x01) & ((u_wallace_cska16_fa163_xor1 >> 0) & 0x01);
|
|
u_wallace_cska16_fa176_xor0 = ((u_wallace_cska16_ha11_and0 >> 0) & 0x01) ^ ((u_wallace_cska16_fa144_xor1 >> 0) & 0x01);
|
|
u_wallace_cska16_fa176_and0 = ((u_wallace_cska16_ha11_and0 >> 0) & 0x01) & ((u_wallace_cska16_fa144_xor1 >> 0) & 0x01);
|
|
u_wallace_cska16_fa176_xor1 = ((u_wallace_cska16_fa176_xor0 >> 0) & 0x01) ^ ((u_wallace_cska16_fa155_xor1 >> 0) & 0x01);
|
|
u_wallace_cska16_fa176_and1 = ((u_wallace_cska16_fa176_xor0 >> 0) & 0x01) & ((u_wallace_cska16_fa155_xor1 >> 0) & 0x01);
|
|
u_wallace_cska16_fa176_or0 = ((u_wallace_cska16_fa176_and0 >> 0) & 0x01) | ((u_wallace_cska16_fa176_and1 >> 0) & 0x01);
|
|
u_wallace_cska16_fa177_xor0 = ((u_wallace_cska16_fa176_or0 >> 0) & 0x01) ^ ((u_wallace_cska16_fa132_xor1 >> 0) & 0x01);
|
|
u_wallace_cska16_fa177_and0 = ((u_wallace_cska16_fa176_or0 >> 0) & 0x01) & ((u_wallace_cska16_fa132_xor1 >> 0) & 0x01);
|
|
u_wallace_cska16_fa177_xor1 = ((u_wallace_cska16_fa177_xor0 >> 0) & 0x01) ^ ((u_wallace_cska16_fa145_xor1 >> 0) & 0x01);
|
|
u_wallace_cska16_fa177_and1 = ((u_wallace_cska16_fa177_xor0 >> 0) & 0x01) & ((u_wallace_cska16_fa145_xor1 >> 0) & 0x01);
|
|
u_wallace_cska16_fa177_or0 = ((u_wallace_cska16_fa177_and0 >> 0) & 0x01) | ((u_wallace_cska16_fa177_and1 >> 0) & 0x01);
|
|
u_wallace_cska16_fa178_xor0 = ((u_wallace_cska16_fa177_or0 >> 0) & 0x01) ^ ((u_wallace_cska16_fa146_xor1 >> 0) & 0x01);
|
|
u_wallace_cska16_fa178_and0 = ((u_wallace_cska16_fa177_or0 >> 0) & 0x01) & ((u_wallace_cska16_fa146_xor1 >> 0) & 0x01);
|
|
u_wallace_cska16_fa178_xor1 = ((u_wallace_cska16_fa178_xor0 >> 0) & 0x01) ^ ((u_wallace_cska16_fa157_xor1 >> 0) & 0x01);
|
|
u_wallace_cska16_fa178_and1 = ((u_wallace_cska16_fa178_xor0 >> 0) & 0x01) & ((u_wallace_cska16_fa157_xor1 >> 0) & 0x01);
|
|
u_wallace_cska16_fa178_or0 = ((u_wallace_cska16_fa178_and0 >> 0) & 0x01) | ((u_wallace_cska16_fa178_and1 >> 0) & 0x01);
|
|
u_wallace_cska16_fa179_xor0 = ((u_wallace_cska16_fa178_or0 >> 0) & 0x01) ^ ((u_wallace_cska16_fa158_xor1 >> 0) & 0x01);
|
|
u_wallace_cska16_fa179_and0 = ((u_wallace_cska16_fa178_or0 >> 0) & 0x01) & ((u_wallace_cska16_fa158_xor1 >> 0) & 0x01);
|
|
u_wallace_cska16_fa179_xor1 = ((u_wallace_cska16_fa179_xor0 >> 0) & 0x01) ^ ((u_wallace_cska16_fa167_xor1 >> 0) & 0x01);
|
|
u_wallace_cska16_fa179_and1 = ((u_wallace_cska16_fa179_xor0 >> 0) & 0x01) & ((u_wallace_cska16_fa167_xor1 >> 0) & 0x01);
|
|
u_wallace_cska16_fa179_or0 = ((u_wallace_cska16_fa179_and0 >> 0) & 0x01) | ((u_wallace_cska16_fa179_and1 >> 0) & 0x01);
|
|
u_wallace_cska16_ha12_xor0 = ((u_wallace_cska16_fa164_xor1 >> 0) & 0x01) ^ ((u_wallace_cska16_fa171_xor1 >> 0) & 0x01);
|
|
u_wallace_cska16_ha12_and0 = ((u_wallace_cska16_fa164_xor1 >> 0) & 0x01) & ((u_wallace_cska16_fa171_xor1 >> 0) & 0x01);
|
|
u_wallace_cska16_fa180_xor0 = ((u_wallace_cska16_ha12_and0 >> 0) & 0x01) ^ ((u_wallace_cska16_fa156_xor1 >> 0) & 0x01);
|
|
u_wallace_cska16_fa180_and0 = ((u_wallace_cska16_ha12_and0 >> 0) & 0x01) & ((u_wallace_cska16_fa156_xor1 >> 0) & 0x01);
|
|
u_wallace_cska16_fa180_xor1 = ((u_wallace_cska16_fa180_xor0 >> 0) & 0x01) ^ ((u_wallace_cska16_fa165_xor1 >> 0) & 0x01);
|
|
u_wallace_cska16_fa180_and1 = ((u_wallace_cska16_fa180_xor0 >> 0) & 0x01) & ((u_wallace_cska16_fa165_xor1 >> 0) & 0x01);
|
|
u_wallace_cska16_fa180_or0 = ((u_wallace_cska16_fa180_and0 >> 0) & 0x01) | ((u_wallace_cska16_fa180_and1 >> 0) & 0x01);
|
|
u_wallace_cska16_fa181_xor0 = ((u_wallace_cska16_fa180_or0 >> 0) & 0x01) ^ ((u_wallace_cska16_fa166_xor1 >> 0) & 0x01);
|
|
u_wallace_cska16_fa181_and0 = ((u_wallace_cska16_fa180_or0 >> 0) & 0x01) & ((u_wallace_cska16_fa166_xor1 >> 0) & 0x01);
|
|
u_wallace_cska16_fa181_xor1 = ((u_wallace_cska16_fa181_xor0 >> 0) & 0x01) ^ ((u_wallace_cska16_fa173_xor1 >> 0) & 0x01);
|
|
u_wallace_cska16_fa181_and1 = ((u_wallace_cska16_fa181_xor0 >> 0) & 0x01) & ((u_wallace_cska16_fa173_xor1 >> 0) & 0x01);
|
|
u_wallace_cska16_fa181_or0 = ((u_wallace_cska16_fa181_and0 >> 0) & 0x01) | ((u_wallace_cska16_fa181_and1 >> 0) & 0x01);
|
|
u_wallace_cska16_ha13_xor0 = ((u_wallace_cska16_fa172_xor1 >> 0) & 0x01) ^ ((u_wallace_cska16_fa177_xor1 >> 0) & 0x01);
|
|
u_wallace_cska16_ha13_and0 = ((u_wallace_cska16_fa172_xor1 >> 0) & 0x01) & ((u_wallace_cska16_fa177_xor1 >> 0) & 0x01);
|
|
u_wallace_cska16_ha14_xor0 = ((u_wallace_cska16_ha13_and0 >> 0) & 0x01) ^ ((u_wallace_cska16_fa178_xor1 >> 0) & 0x01);
|
|
u_wallace_cska16_ha14_and0 = ((u_wallace_cska16_ha13_and0 >> 0) & 0x01) & ((u_wallace_cska16_fa178_xor1 >> 0) & 0x01);
|
|
u_wallace_cska16_fa182_xor0 = ((u_wallace_cska16_ha14_and0 >> 0) & 0x01) ^ ((u_wallace_cska16_fa181_or0 >> 0) & 0x01);
|
|
u_wallace_cska16_fa182_and0 = ((u_wallace_cska16_ha14_and0 >> 0) & 0x01) & ((u_wallace_cska16_fa181_or0 >> 0) & 0x01);
|
|
u_wallace_cska16_fa182_xor1 = ((u_wallace_cska16_fa182_xor0 >> 0) & 0x01) ^ ((u_wallace_cska16_fa174_xor1 >> 0) & 0x01);
|
|
u_wallace_cska16_fa182_and1 = ((u_wallace_cska16_fa182_xor0 >> 0) & 0x01) & ((u_wallace_cska16_fa174_xor1 >> 0) & 0x01);
|
|
u_wallace_cska16_fa182_or0 = ((u_wallace_cska16_fa182_and0 >> 0) & 0x01) | ((u_wallace_cska16_fa182_and1 >> 0) & 0x01);
|
|
u_wallace_cska16_fa183_xor0 = ((u_wallace_cska16_fa182_or0 >> 0) & 0x01) ^ ((u_wallace_cska16_fa179_or0 >> 0) & 0x01);
|
|
u_wallace_cska16_fa183_and0 = ((u_wallace_cska16_fa182_or0 >> 0) & 0x01) & ((u_wallace_cska16_fa179_or0 >> 0) & 0x01);
|
|
u_wallace_cska16_fa183_xor1 = ((u_wallace_cska16_fa183_xor0 >> 0) & 0x01) ^ ((u_wallace_cska16_fa168_xor1 >> 0) & 0x01);
|
|
u_wallace_cska16_fa183_and1 = ((u_wallace_cska16_fa183_xor0 >> 0) & 0x01) & ((u_wallace_cska16_fa168_xor1 >> 0) & 0x01);
|
|
u_wallace_cska16_fa183_or0 = ((u_wallace_cska16_fa183_and0 >> 0) & 0x01) | ((u_wallace_cska16_fa183_and1 >> 0) & 0x01);
|
|
u_wallace_cska16_fa184_xor0 = ((u_wallace_cska16_fa183_or0 >> 0) & 0x01) ^ ((u_wallace_cska16_fa175_or0 >> 0) & 0x01);
|
|
u_wallace_cska16_fa184_and0 = ((u_wallace_cska16_fa183_or0 >> 0) & 0x01) & ((u_wallace_cska16_fa175_or0 >> 0) & 0x01);
|
|
u_wallace_cska16_fa184_xor1 = ((u_wallace_cska16_fa184_xor0 >> 0) & 0x01) ^ ((u_wallace_cska16_fa160_xor1 >> 0) & 0x01);
|
|
u_wallace_cska16_fa184_and1 = ((u_wallace_cska16_fa184_xor0 >> 0) & 0x01) & ((u_wallace_cska16_fa160_xor1 >> 0) & 0x01);
|
|
u_wallace_cska16_fa184_or0 = ((u_wallace_cska16_fa184_and0 >> 0) & 0x01) | ((u_wallace_cska16_fa184_and1 >> 0) & 0x01);
|
|
u_wallace_cska16_fa185_xor0 = ((u_wallace_cska16_fa184_or0 >> 0) & 0x01) ^ ((u_wallace_cska16_fa169_or0 >> 0) & 0x01);
|
|
u_wallace_cska16_fa185_and0 = ((u_wallace_cska16_fa184_or0 >> 0) & 0x01) & ((u_wallace_cska16_fa169_or0 >> 0) & 0x01);
|
|
u_wallace_cska16_fa185_xor1 = ((u_wallace_cska16_fa185_xor0 >> 0) & 0x01) ^ ((u_wallace_cska16_fa150_xor1 >> 0) & 0x01);
|
|
u_wallace_cska16_fa185_and1 = ((u_wallace_cska16_fa185_xor0 >> 0) & 0x01) & ((u_wallace_cska16_fa150_xor1 >> 0) & 0x01);
|
|
u_wallace_cska16_fa185_or0 = ((u_wallace_cska16_fa185_and0 >> 0) & 0x01) | ((u_wallace_cska16_fa185_and1 >> 0) & 0x01);
|
|
u_wallace_cska16_fa186_xor0 = ((u_wallace_cska16_fa185_or0 >> 0) & 0x01) ^ ((u_wallace_cska16_fa161_or0 >> 0) & 0x01);
|
|
u_wallace_cska16_fa186_and0 = ((u_wallace_cska16_fa185_or0 >> 0) & 0x01) & ((u_wallace_cska16_fa161_or0 >> 0) & 0x01);
|
|
u_wallace_cska16_fa186_xor1 = ((u_wallace_cska16_fa186_xor0 >> 0) & 0x01) ^ ((u_wallace_cska16_fa138_xor1 >> 0) & 0x01);
|
|
u_wallace_cska16_fa186_and1 = ((u_wallace_cska16_fa186_xor0 >> 0) & 0x01) & ((u_wallace_cska16_fa138_xor1 >> 0) & 0x01);
|
|
u_wallace_cska16_fa186_or0 = ((u_wallace_cska16_fa186_and0 >> 0) & 0x01) | ((u_wallace_cska16_fa186_and1 >> 0) & 0x01);
|
|
u_wallace_cska16_fa187_xor0 = ((u_wallace_cska16_fa186_or0 >> 0) & 0x01) ^ ((u_wallace_cska16_fa151_or0 >> 0) & 0x01);
|
|
u_wallace_cska16_fa187_and0 = ((u_wallace_cska16_fa186_or0 >> 0) & 0x01) & ((u_wallace_cska16_fa151_or0 >> 0) & 0x01);
|
|
u_wallace_cska16_fa187_xor1 = ((u_wallace_cska16_fa187_xor0 >> 0) & 0x01) ^ ((u_wallace_cska16_fa124_xor1 >> 0) & 0x01);
|
|
u_wallace_cska16_fa187_and1 = ((u_wallace_cska16_fa187_xor0 >> 0) & 0x01) & ((u_wallace_cska16_fa124_xor1 >> 0) & 0x01);
|
|
u_wallace_cska16_fa187_or0 = ((u_wallace_cska16_fa187_and0 >> 0) & 0x01) | ((u_wallace_cska16_fa187_and1 >> 0) & 0x01);
|
|
u_wallace_cska16_fa188_xor0 = ((u_wallace_cska16_fa187_or0 >> 0) & 0x01) ^ ((u_wallace_cska16_fa139_or0 >> 0) & 0x01);
|
|
u_wallace_cska16_fa188_and0 = ((u_wallace_cska16_fa187_or0 >> 0) & 0x01) & ((u_wallace_cska16_fa139_or0 >> 0) & 0x01);
|
|
u_wallace_cska16_fa188_xor1 = ((u_wallace_cska16_fa188_xor0 >> 0) & 0x01) ^ ((u_wallace_cska16_fa108_xor1 >> 0) & 0x01);
|
|
u_wallace_cska16_fa188_and1 = ((u_wallace_cska16_fa188_xor0 >> 0) & 0x01) & ((u_wallace_cska16_fa108_xor1 >> 0) & 0x01);
|
|
u_wallace_cska16_fa188_or0 = ((u_wallace_cska16_fa188_and0 >> 0) & 0x01) | ((u_wallace_cska16_fa188_and1 >> 0) & 0x01);
|
|
u_wallace_cska16_fa189_xor0 = ((u_wallace_cska16_fa188_or0 >> 0) & 0x01) ^ ((u_wallace_cska16_fa125_or0 >> 0) & 0x01);
|
|
u_wallace_cska16_fa189_and0 = ((u_wallace_cska16_fa188_or0 >> 0) & 0x01) & ((u_wallace_cska16_fa125_or0 >> 0) & 0x01);
|
|
u_wallace_cska16_fa189_xor1 = ((u_wallace_cska16_fa189_xor0 >> 0) & 0x01) ^ ((u_wallace_cska16_fa90_xor1 >> 0) & 0x01);
|
|
u_wallace_cska16_fa189_and1 = ((u_wallace_cska16_fa189_xor0 >> 0) & 0x01) & ((u_wallace_cska16_fa90_xor1 >> 0) & 0x01);
|
|
u_wallace_cska16_fa189_or0 = ((u_wallace_cska16_fa189_and0 >> 0) & 0x01) | ((u_wallace_cska16_fa189_and1 >> 0) & 0x01);
|
|
u_wallace_cska16_fa190_xor0 = ((u_wallace_cska16_fa189_or0 >> 0) & 0x01) ^ ((u_wallace_cska16_fa109_or0 >> 0) & 0x01);
|
|
u_wallace_cska16_fa190_and0 = ((u_wallace_cska16_fa189_or0 >> 0) & 0x01) & ((u_wallace_cska16_fa109_or0 >> 0) & 0x01);
|
|
u_wallace_cska16_fa190_xor1 = ((u_wallace_cska16_fa190_xor0 >> 0) & 0x01) ^ ((u_wallace_cska16_fa70_xor1 >> 0) & 0x01);
|
|
u_wallace_cska16_fa190_and1 = ((u_wallace_cska16_fa190_xor0 >> 0) & 0x01) & ((u_wallace_cska16_fa70_xor1 >> 0) & 0x01);
|
|
u_wallace_cska16_fa190_or0 = ((u_wallace_cska16_fa190_and0 >> 0) & 0x01) | ((u_wallace_cska16_fa190_and1 >> 0) & 0x01);
|
|
u_wallace_cska16_fa191_xor0 = ((u_wallace_cska16_fa190_or0 >> 0) & 0x01) ^ ((u_wallace_cska16_fa91_or0 >> 0) & 0x01);
|
|
u_wallace_cska16_fa191_and0 = ((u_wallace_cska16_fa190_or0 >> 0) & 0x01) & ((u_wallace_cska16_fa91_or0 >> 0) & 0x01);
|
|
u_wallace_cska16_fa191_xor1 = ((u_wallace_cska16_fa191_xor0 >> 0) & 0x01) ^ ((u_wallace_cska16_fa48_xor1 >> 0) & 0x01);
|
|
u_wallace_cska16_fa191_and1 = ((u_wallace_cska16_fa191_xor0 >> 0) & 0x01) & ((u_wallace_cska16_fa48_xor1 >> 0) & 0x01);
|
|
u_wallace_cska16_fa191_or0 = ((u_wallace_cska16_fa191_and0 >> 0) & 0x01) | ((u_wallace_cska16_fa191_and1 >> 0) & 0x01);
|
|
u_wallace_cska16_fa192_xor0 = ((u_wallace_cska16_fa191_or0 >> 0) & 0x01) ^ ((u_wallace_cska16_fa71_or0 >> 0) & 0x01);
|
|
u_wallace_cska16_fa192_and0 = ((u_wallace_cska16_fa191_or0 >> 0) & 0x01) & ((u_wallace_cska16_fa71_or0 >> 0) & 0x01);
|
|
u_wallace_cska16_fa192_xor1 = ((u_wallace_cska16_fa192_xor0 >> 0) & 0x01) ^ ((u_wallace_cska16_fa24_xor1 >> 0) & 0x01);
|
|
u_wallace_cska16_fa192_and1 = ((u_wallace_cska16_fa192_xor0 >> 0) & 0x01) & ((u_wallace_cska16_fa24_xor1 >> 0) & 0x01);
|
|
u_wallace_cska16_fa192_or0 = ((u_wallace_cska16_fa192_and0 >> 0) & 0x01) | ((u_wallace_cska16_fa192_and1 >> 0) & 0x01);
|
|
u_wallace_cska16_and_13_15 = ((a >> 13) & 0x01) & ((b >> 15) & 0x01);
|
|
u_wallace_cska16_fa193_xor0 = ((u_wallace_cska16_fa192_or0 >> 0) & 0x01) ^ ((u_wallace_cska16_fa49_or0 >> 0) & 0x01);
|
|
u_wallace_cska16_fa193_and0 = ((u_wallace_cska16_fa192_or0 >> 0) & 0x01) & ((u_wallace_cska16_fa49_or0 >> 0) & 0x01);
|
|
u_wallace_cska16_fa193_xor1 = ((u_wallace_cska16_fa193_xor0 >> 0) & 0x01) ^ ((u_wallace_cska16_and_13_15 >> 0) & 0x01);
|
|
u_wallace_cska16_fa193_and1 = ((u_wallace_cska16_fa193_xor0 >> 0) & 0x01) & ((u_wallace_cska16_and_13_15 >> 0) & 0x01);
|
|
u_wallace_cska16_fa193_or0 = ((u_wallace_cska16_fa193_and0 >> 0) & 0x01) | ((u_wallace_cska16_fa193_and1 >> 0) & 0x01);
|
|
u_wallace_cska16_and_15_14 = ((a >> 15) & 0x01) & ((b >> 14) & 0x01);
|
|
u_wallace_cska16_fa194_xor0 = ((u_wallace_cska16_fa193_or0 >> 0) & 0x01) ^ ((u_wallace_cska16_fa25_or0 >> 0) & 0x01);
|
|
u_wallace_cska16_fa194_and0 = ((u_wallace_cska16_fa193_or0 >> 0) & 0x01) & ((u_wallace_cska16_fa25_or0 >> 0) & 0x01);
|
|
u_wallace_cska16_fa194_xor1 = ((u_wallace_cska16_fa194_xor0 >> 0) & 0x01) ^ ((u_wallace_cska16_and_15_14 >> 0) & 0x01);
|
|
u_wallace_cska16_fa194_and1 = ((u_wallace_cska16_fa194_xor0 >> 0) & 0x01) & ((u_wallace_cska16_and_15_14 >> 0) & 0x01);
|
|
u_wallace_cska16_fa194_or0 = ((u_wallace_cska16_fa194_and0 >> 0) & 0x01) | ((u_wallace_cska16_fa194_and1 >> 0) & 0x01);
|
|
u_wallace_cska16_and_0_0 = ((a >> 0) & 0x01) & ((b >> 0) & 0x01);
|
|
u_wallace_cska16_and_1_0 = ((a >> 1) & 0x01) & ((b >> 0) & 0x01);
|
|
u_wallace_cska16_and_0_2 = ((a >> 0) & 0x01) & ((b >> 2) & 0x01);
|
|
u_wallace_cska16_and_14_15 = ((a >> 14) & 0x01) & ((b >> 15) & 0x01);
|
|
u_wallace_cska16_and_0_1 = ((a >> 0) & 0x01) & ((b >> 1) & 0x01);
|
|
u_wallace_cska16_and_15_15 = ((a >> 15) & 0x01) & ((b >> 15) & 0x01);
|
|
u_wallace_cska16_u_cska30_xor0 = ((u_wallace_cska16_and_1_0 >> 0) & 0x01) ^ ((u_wallace_cska16_and_0_1 >> 0) & 0x01);
|
|
u_wallace_cska16_u_cska30_ha0_xor0 = ((u_wallace_cska16_and_1_0 >> 0) & 0x01) ^ ((u_wallace_cska16_and_0_1 >> 0) & 0x01);
|
|
u_wallace_cska16_u_cska30_ha0_and0 = ((u_wallace_cska16_and_1_0 >> 0) & 0x01) & ((u_wallace_cska16_and_0_1 >> 0) & 0x01);
|
|
u_wallace_cska16_u_cska30_xor1 = ((u_wallace_cska16_and_0_2 >> 0) & 0x01) ^ ((u_wallace_cska16_ha0_xor0 >> 0) & 0x01);
|
|
u_wallace_cska16_u_cska30_fa0_xor0 = ((u_wallace_cska16_and_0_2 >> 0) & 0x01) ^ ((u_wallace_cska16_ha0_xor0 >> 0) & 0x01);
|
|
u_wallace_cska16_u_cska30_fa0_and0 = ((u_wallace_cska16_and_0_2 >> 0) & 0x01) & ((u_wallace_cska16_ha0_xor0 >> 0) & 0x01);
|
|
u_wallace_cska16_u_cska30_fa0_xor1 = ((u_wallace_cska16_u_cska30_fa0_xor0 >> 0) & 0x01) ^ ((u_wallace_cska16_u_cska30_ha0_and0 >> 0) & 0x01);
|
|
u_wallace_cska16_u_cska30_fa0_and1 = ((u_wallace_cska16_u_cska30_fa0_xor0 >> 0) & 0x01) & ((u_wallace_cska16_u_cska30_ha0_and0 >> 0) & 0x01);
|
|
u_wallace_cska16_u_cska30_fa0_or0 = ((u_wallace_cska16_u_cska30_fa0_and0 >> 0) & 0x01) | ((u_wallace_cska16_u_cska30_fa0_and1 >> 0) & 0x01);
|
|
u_wallace_cska16_u_cska30_xor2 = ((u_wallace_cska16_fa0_xor1 >> 0) & 0x01) ^ ((u_wallace_cska16_ha1_xor0 >> 0) & 0x01);
|
|
u_wallace_cska16_u_cska30_fa1_xor0 = ((u_wallace_cska16_fa0_xor1 >> 0) & 0x01) ^ ((u_wallace_cska16_ha1_xor0 >> 0) & 0x01);
|
|
u_wallace_cska16_u_cska30_fa1_and0 = ((u_wallace_cska16_fa0_xor1 >> 0) & 0x01) & ((u_wallace_cska16_ha1_xor0 >> 0) & 0x01);
|
|
u_wallace_cska16_u_cska30_fa1_xor1 = ((u_wallace_cska16_u_cska30_fa1_xor0 >> 0) & 0x01) ^ ((u_wallace_cska16_u_cska30_fa0_or0 >> 0) & 0x01);
|
|
u_wallace_cska16_u_cska30_fa1_and1 = ((u_wallace_cska16_u_cska30_fa1_xor0 >> 0) & 0x01) & ((u_wallace_cska16_u_cska30_fa0_or0 >> 0) & 0x01);
|
|
u_wallace_cska16_u_cska30_fa1_or0 = ((u_wallace_cska16_u_cska30_fa1_and0 >> 0) & 0x01) | ((u_wallace_cska16_u_cska30_fa1_and1 >> 0) & 0x01);
|
|
u_wallace_cska16_u_cska30_xor3 = ((u_wallace_cska16_fa26_xor1 >> 0) & 0x01) ^ ((u_wallace_cska16_ha2_xor0 >> 0) & 0x01);
|
|
u_wallace_cska16_u_cska30_fa2_xor0 = ((u_wallace_cska16_fa26_xor1 >> 0) & 0x01) ^ ((u_wallace_cska16_ha2_xor0 >> 0) & 0x01);
|
|
u_wallace_cska16_u_cska30_fa2_and0 = ((u_wallace_cska16_fa26_xor1 >> 0) & 0x01) & ((u_wallace_cska16_ha2_xor0 >> 0) & 0x01);
|
|
u_wallace_cska16_u_cska30_fa2_xor1 = ((u_wallace_cska16_u_cska30_fa2_xor0 >> 0) & 0x01) ^ ((u_wallace_cska16_u_cska30_fa1_or0 >> 0) & 0x01);
|
|
u_wallace_cska16_u_cska30_fa2_and1 = ((u_wallace_cska16_u_cska30_fa2_xor0 >> 0) & 0x01) & ((u_wallace_cska16_u_cska30_fa1_or0 >> 0) & 0x01);
|
|
u_wallace_cska16_u_cska30_fa2_or0 = ((u_wallace_cska16_u_cska30_fa2_and0 >> 0) & 0x01) | ((u_wallace_cska16_u_cska30_fa2_and1 >> 0) & 0x01);
|
|
u_wallace_cska16_u_cska30_and_propagate00 = ((u_wallace_cska16_u_cska30_xor0 >> 0) & 0x01) & ((u_wallace_cska16_u_cska30_xor2 >> 0) & 0x01);
|
|
u_wallace_cska16_u_cska30_and_propagate01 = ((u_wallace_cska16_u_cska30_xor1 >> 0) & 0x01) & ((u_wallace_cska16_u_cska30_xor3 >> 0) & 0x01);
|
|
u_wallace_cska16_u_cska30_and_propagate02 = ((u_wallace_cska16_u_cska30_and_propagate00 >> 0) & 0x01) & ((u_wallace_cska16_u_cska30_and_propagate01 >> 0) & 0x01);
|
|
u_wallace_cska16_u_cska30_mux2to10_not0 = ~(((u_wallace_cska16_u_cska30_and_propagate02 >> 0) & 0x01)) & 0x01;
|
|
u_wallace_cska16_u_cska30_mux2to10_and1 = ((u_wallace_cska16_u_cska30_fa2_or0 >> 0) & 0x01) & ((u_wallace_cska16_u_cska30_mux2to10_not0 >> 0) & 0x01);
|
|
u_wallace_cska16_u_cska30_xor4 = ((u_wallace_cska16_fa50_xor1 >> 0) & 0x01) ^ ((u_wallace_cska16_ha3_xor0 >> 0) & 0x01);
|
|
u_wallace_cska16_u_cska30_fa3_xor0 = ((u_wallace_cska16_fa50_xor1 >> 0) & 0x01) ^ ((u_wallace_cska16_ha3_xor0 >> 0) & 0x01);
|
|
u_wallace_cska16_u_cska30_fa3_and0 = ((u_wallace_cska16_fa50_xor1 >> 0) & 0x01) & ((u_wallace_cska16_ha3_xor0 >> 0) & 0x01);
|
|
u_wallace_cska16_u_cska30_fa3_xor1 = ((u_wallace_cska16_u_cska30_fa3_xor0 >> 0) & 0x01) ^ ((u_wallace_cska16_u_cska30_mux2to10_and1 >> 0) & 0x01);
|
|
u_wallace_cska16_u_cska30_fa3_and1 = ((u_wallace_cska16_u_cska30_fa3_xor0 >> 0) & 0x01) & ((u_wallace_cska16_u_cska30_mux2to10_and1 >> 0) & 0x01);
|
|
u_wallace_cska16_u_cska30_fa3_or0 = ((u_wallace_cska16_u_cska30_fa3_and0 >> 0) & 0x01) | ((u_wallace_cska16_u_cska30_fa3_and1 >> 0) & 0x01);
|
|
u_wallace_cska16_u_cska30_xor5 = ((u_wallace_cska16_fa72_xor1 >> 0) & 0x01) ^ ((u_wallace_cska16_ha4_xor0 >> 0) & 0x01);
|
|
u_wallace_cska16_u_cska30_fa4_xor0 = ((u_wallace_cska16_fa72_xor1 >> 0) & 0x01) ^ ((u_wallace_cska16_ha4_xor0 >> 0) & 0x01);
|
|
u_wallace_cska16_u_cska30_fa4_and0 = ((u_wallace_cska16_fa72_xor1 >> 0) & 0x01) & ((u_wallace_cska16_ha4_xor0 >> 0) & 0x01);
|
|
u_wallace_cska16_u_cska30_fa4_xor1 = ((u_wallace_cska16_u_cska30_fa4_xor0 >> 0) & 0x01) ^ ((u_wallace_cska16_u_cska30_fa3_or0 >> 0) & 0x01);
|
|
u_wallace_cska16_u_cska30_fa4_and1 = ((u_wallace_cska16_u_cska30_fa4_xor0 >> 0) & 0x01) & ((u_wallace_cska16_u_cska30_fa3_or0 >> 0) & 0x01);
|
|
u_wallace_cska16_u_cska30_fa4_or0 = ((u_wallace_cska16_u_cska30_fa4_and0 >> 0) & 0x01) | ((u_wallace_cska16_u_cska30_fa4_and1 >> 0) & 0x01);
|
|
u_wallace_cska16_u_cska30_xor6 = ((u_wallace_cska16_fa92_xor1 >> 0) & 0x01) ^ ((u_wallace_cska16_ha5_xor0 >> 0) & 0x01);
|
|
u_wallace_cska16_u_cska30_fa5_xor0 = ((u_wallace_cska16_fa92_xor1 >> 0) & 0x01) ^ ((u_wallace_cska16_ha5_xor0 >> 0) & 0x01);
|
|
u_wallace_cska16_u_cska30_fa5_and0 = ((u_wallace_cska16_fa92_xor1 >> 0) & 0x01) & ((u_wallace_cska16_ha5_xor0 >> 0) & 0x01);
|
|
u_wallace_cska16_u_cska30_fa5_xor1 = ((u_wallace_cska16_u_cska30_fa5_xor0 >> 0) & 0x01) ^ ((u_wallace_cska16_u_cska30_fa4_or0 >> 0) & 0x01);
|
|
u_wallace_cska16_u_cska30_fa5_and1 = ((u_wallace_cska16_u_cska30_fa5_xor0 >> 0) & 0x01) & ((u_wallace_cska16_u_cska30_fa4_or0 >> 0) & 0x01);
|
|
u_wallace_cska16_u_cska30_fa5_or0 = ((u_wallace_cska16_u_cska30_fa5_and0 >> 0) & 0x01) | ((u_wallace_cska16_u_cska30_fa5_and1 >> 0) & 0x01);
|
|
u_wallace_cska16_u_cska30_xor7 = ((u_wallace_cska16_fa110_xor1 >> 0) & 0x01) ^ ((u_wallace_cska16_ha6_xor0 >> 0) & 0x01);
|
|
u_wallace_cska16_u_cska30_fa6_xor0 = ((u_wallace_cska16_fa110_xor1 >> 0) & 0x01) ^ ((u_wallace_cska16_ha6_xor0 >> 0) & 0x01);
|
|
u_wallace_cska16_u_cska30_fa6_and0 = ((u_wallace_cska16_fa110_xor1 >> 0) & 0x01) & ((u_wallace_cska16_ha6_xor0 >> 0) & 0x01);
|
|
u_wallace_cska16_u_cska30_fa6_xor1 = ((u_wallace_cska16_u_cska30_fa6_xor0 >> 0) & 0x01) ^ ((u_wallace_cska16_u_cska30_fa5_or0 >> 0) & 0x01);
|
|
u_wallace_cska16_u_cska30_fa6_and1 = ((u_wallace_cska16_u_cska30_fa6_xor0 >> 0) & 0x01) & ((u_wallace_cska16_u_cska30_fa5_or0 >> 0) & 0x01);
|
|
u_wallace_cska16_u_cska30_fa6_or0 = ((u_wallace_cska16_u_cska30_fa6_and0 >> 0) & 0x01) | ((u_wallace_cska16_u_cska30_fa6_and1 >> 0) & 0x01);
|
|
u_wallace_cska16_u_cska30_and_propagate13 = ((u_wallace_cska16_u_cska30_xor4 >> 0) & 0x01) & ((u_wallace_cska16_u_cska30_xor6 >> 0) & 0x01);
|
|
u_wallace_cska16_u_cska30_and_propagate14 = ((u_wallace_cska16_u_cska30_xor5 >> 0) & 0x01) & ((u_wallace_cska16_u_cska30_xor7 >> 0) & 0x01);
|
|
u_wallace_cska16_u_cska30_and_propagate15 = ((u_wallace_cska16_u_cska30_and_propagate13 >> 0) & 0x01) & ((u_wallace_cska16_u_cska30_and_propagate14 >> 0) & 0x01);
|
|
u_wallace_cska16_u_cska30_mux2to11_and0 = ((u_wallace_cska16_u_cska30_mux2to10_and1 >> 0) & 0x01) & ((u_wallace_cska16_u_cska30_and_propagate15 >> 0) & 0x01);
|
|
u_wallace_cska16_u_cska30_mux2to11_not0 = ~(((u_wallace_cska16_u_cska30_and_propagate15 >> 0) & 0x01)) & 0x01;
|
|
u_wallace_cska16_u_cska30_mux2to11_and1 = ((u_wallace_cska16_u_cska30_fa6_or0 >> 0) & 0x01) & ((u_wallace_cska16_u_cska30_mux2to11_not0 >> 0) & 0x01);
|
|
u_wallace_cska16_u_cska30_mux2to11_xor0 = ((u_wallace_cska16_u_cska30_mux2to11_and0 >> 0) & 0x01) ^ ((u_wallace_cska16_u_cska30_mux2to11_and1 >> 0) & 0x01);
|
|
u_wallace_cska16_u_cska30_xor8 = ((u_wallace_cska16_fa126_xor1 >> 0) & 0x01) ^ ((u_wallace_cska16_ha7_xor0 >> 0) & 0x01);
|
|
u_wallace_cska16_u_cska30_fa7_xor0 = ((u_wallace_cska16_fa126_xor1 >> 0) & 0x01) ^ ((u_wallace_cska16_ha7_xor0 >> 0) & 0x01);
|
|
u_wallace_cska16_u_cska30_fa7_and0 = ((u_wallace_cska16_fa126_xor1 >> 0) & 0x01) & ((u_wallace_cska16_ha7_xor0 >> 0) & 0x01);
|
|
u_wallace_cska16_u_cska30_fa7_xor1 = ((u_wallace_cska16_u_cska30_fa7_xor0 >> 0) & 0x01) ^ ((u_wallace_cska16_u_cska30_mux2to11_xor0 >> 0) & 0x01);
|
|
u_wallace_cska16_u_cska30_fa7_and1 = ((u_wallace_cska16_u_cska30_fa7_xor0 >> 0) & 0x01) & ((u_wallace_cska16_u_cska30_mux2to11_xor0 >> 0) & 0x01);
|
|
u_wallace_cska16_u_cska30_fa7_or0 = ((u_wallace_cska16_u_cska30_fa7_and0 >> 0) & 0x01) | ((u_wallace_cska16_u_cska30_fa7_and1 >> 0) & 0x01);
|
|
u_wallace_cska16_u_cska30_xor9 = ((u_wallace_cska16_fa140_xor1 >> 0) & 0x01) ^ ((u_wallace_cska16_ha8_xor0 >> 0) & 0x01);
|
|
u_wallace_cska16_u_cska30_fa8_xor0 = ((u_wallace_cska16_fa140_xor1 >> 0) & 0x01) ^ ((u_wallace_cska16_ha8_xor0 >> 0) & 0x01);
|
|
u_wallace_cska16_u_cska30_fa8_and0 = ((u_wallace_cska16_fa140_xor1 >> 0) & 0x01) & ((u_wallace_cska16_ha8_xor0 >> 0) & 0x01);
|
|
u_wallace_cska16_u_cska30_fa8_xor1 = ((u_wallace_cska16_u_cska30_fa8_xor0 >> 0) & 0x01) ^ ((u_wallace_cska16_u_cska30_fa7_or0 >> 0) & 0x01);
|
|
u_wallace_cska16_u_cska30_fa8_and1 = ((u_wallace_cska16_u_cska30_fa8_xor0 >> 0) & 0x01) & ((u_wallace_cska16_u_cska30_fa7_or0 >> 0) & 0x01);
|
|
u_wallace_cska16_u_cska30_fa8_or0 = ((u_wallace_cska16_u_cska30_fa8_and0 >> 0) & 0x01) | ((u_wallace_cska16_u_cska30_fa8_and1 >> 0) & 0x01);
|
|
u_wallace_cska16_u_cska30_xor10 = ((u_wallace_cska16_fa152_xor1 >> 0) & 0x01) ^ ((u_wallace_cska16_ha9_xor0 >> 0) & 0x01);
|
|
u_wallace_cska16_u_cska30_fa9_xor0 = ((u_wallace_cska16_fa152_xor1 >> 0) & 0x01) ^ ((u_wallace_cska16_ha9_xor0 >> 0) & 0x01);
|
|
u_wallace_cska16_u_cska30_fa9_and0 = ((u_wallace_cska16_fa152_xor1 >> 0) & 0x01) & ((u_wallace_cska16_ha9_xor0 >> 0) & 0x01);
|
|
u_wallace_cska16_u_cska30_fa9_xor1 = ((u_wallace_cska16_u_cska30_fa9_xor0 >> 0) & 0x01) ^ ((u_wallace_cska16_u_cska30_fa8_or0 >> 0) & 0x01);
|
|
u_wallace_cska16_u_cska30_fa9_and1 = ((u_wallace_cska16_u_cska30_fa9_xor0 >> 0) & 0x01) & ((u_wallace_cska16_u_cska30_fa8_or0 >> 0) & 0x01);
|
|
u_wallace_cska16_u_cska30_fa9_or0 = ((u_wallace_cska16_u_cska30_fa9_and0 >> 0) & 0x01) | ((u_wallace_cska16_u_cska30_fa9_and1 >> 0) & 0x01);
|
|
u_wallace_cska16_u_cska30_xor11 = ((u_wallace_cska16_fa162_xor1 >> 0) & 0x01) ^ ((u_wallace_cska16_ha10_xor0 >> 0) & 0x01);
|
|
u_wallace_cska16_u_cska30_fa10_xor0 = ((u_wallace_cska16_fa162_xor1 >> 0) & 0x01) ^ ((u_wallace_cska16_ha10_xor0 >> 0) & 0x01);
|
|
u_wallace_cska16_u_cska30_fa10_and0 = ((u_wallace_cska16_fa162_xor1 >> 0) & 0x01) & ((u_wallace_cska16_ha10_xor0 >> 0) & 0x01);
|
|
u_wallace_cska16_u_cska30_fa10_xor1 = ((u_wallace_cska16_u_cska30_fa10_xor0 >> 0) & 0x01) ^ ((u_wallace_cska16_u_cska30_fa9_or0 >> 0) & 0x01);
|
|
u_wallace_cska16_u_cska30_fa10_and1 = ((u_wallace_cska16_u_cska30_fa10_xor0 >> 0) & 0x01) & ((u_wallace_cska16_u_cska30_fa9_or0 >> 0) & 0x01);
|
|
u_wallace_cska16_u_cska30_fa10_or0 = ((u_wallace_cska16_u_cska30_fa10_and0 >> 0) & 0x01) | ((u_wallace_cska16_u_cska30_fa10_and1 >> 0) & 0x01);
|
|
u_wallace_cska16_u_cska30_and_propagate26 = ((u_wallace_cska16_u_cska30_xor8 >> 0) & 0x01) & ((u_wallace_cska16_u_cska30_xor10 >> 0) & 0x01);
|
|
u_wallace_cska16_u_cska30_and_propagate27 = ((u_wallace_cska16_u_cska30_xor9 >> 0) & 0x01) & ((u_wallace_cska16_u_cska30_xor11 >> 0) & 0x01);
|
|
u_wallace_cska16_u_cska30_and_propagate28 = ((u_wallace_cska16_u_cska30_and_propagate26 >> 0) & 0x01) & ((u_wallace_cska16_u_cska30_and_propagate27 >> 0) & 0x01);
|
|
u_wallace_cska16_u_cska30_mux2to12_and0 = ((u_wallace_cska16_u_cska30_mux2to11_xor0 >> 0) & 0x01) & ((u_wallace_cska16_u_cska30_and_propagate28 >> 0) & 0x01);
|
|
u_wallace_cska16_u_cska30_mux2to12_not0 = ~(((u_wallace_cska16_u_cska30_and_propagate28 >> 0) & 0x01)) & 0x01;
|
|
u_wallace_cska16_u_cska30_mux2to12_and1 = ((u_wallace_cska16_u_cska30_fa10_or0 >> 0) & 0x01) & ((u_wallace_cska16_u_cska30_mux2to12_not0 >> 0) & 0x01);
|
|
u_wallace_cska16_u_cska30_mux2to12_xor0 = ((u_wallace_cska16_u_cska30_mux2to12_and0 >> 0) & 0x01) ^ ((u_wallace_cska16_u_cska30_mux2to12_and1 >> 0) & 0x01);
|
|
u_wallace_cska16_u_cska30_xor12 = ((u_wallace_cska16_fa170_xor1 >> 0) & 0x01) ^ ((u_wallace_cska16_ha11_xor0 >> 0) & 0x01);
|
|
u_wallace_cska16_u_cska30_fa11_xor0 = ((u_wallace_cska16_fa170_xor1 >> 0) & 0x01) ^ ((u_wallace_cska16_ha11_xor0 >> 0) & 0x01);
|
|
u_wallace_cska16_u_cska30_fa11_and0 = ((u_wallace_cska16_fa170_xor1 >> 0) & 0x01) & ((u_wallace_cska16_ha11_xor0 >> 0) & 0x01);
|
|
u_wallace_cska16_u_cska30_fa11_xor1 = ((u_wallace_cska16_u_cska30_fa11_xor0 >> 0) & 0x01) ^ ((u_wallace_cska16_u_cska30_mux2to12_xor0 >> 0) & 0x01);
|
|
u_wallace_cska16_u_cska30_fa11_and1 = ((u_wallace_cska16_u_cska30_fa11_xor0 >> 0) & 0x01) & ((u_wallace_cska16_u_cska30_mux2to12_xor0 >> 0) & 0x01);
|
|
u_wallace_cska16_u_cska30_fa11_or0 = ((u_wallace_cska16_u_cska30_fa11_and0 >> 0) & 0x01) | ((u_wallace_cska16_u_cska30_fa11_and1 >> 0) & 0x01);
|
|
u_wallace_cska16_u_cska30_xor13 = ((u_wallace_cska16_fa176_xor1 >> 0) & 0x01) ^ ((u_wallace_cska16_ha12_xor0 >> 0) & 0x01);
|
|
u_wallace_cska16_u_cska30_fa12_xor0 = ((u_wallace_cska16_fa176_xor1 >> 0) & 0x01) ^ ((u_wallace_cska16_ha12_xor0 >> 0) & 0x01);
|
|
u_wallace_cska16_u_cska30_fa12_and0 = ((u_wallace_cska16_fa176_xor1 >> 0) & 0x01) & ((u_wallace_cska16_ha12_xor0 >> 0) & 0x01);
|
|
u_wallace_cska16_u_cska30_fa12_xor1 = ((u_wallace_cska16_u_cska30_fa12_xor0 >> 0) & 0x01) ^ ((u_wallace_cska16_u_cska30_fa11_or0 >> 0) & 0x01);
|
|
u_wallace_cska16_u_cska30_fa12_and1 = ((u_wallace_cska16_u_cska30_fa12_xor0 >> 0) & 0x01) & ((u_wallace_cska16_u_cska30_fa11_or0 >> 0) & 0x01);
|
|
u_wallace_cska16_u_cska30_fa12_or0 = ((u_wallace_cska16_u_cska30_fa12_and0 >> 0) & 0x01) | ((u_wallace_cska16_u_cska30_fa12_and1 >> 0) & 0x01);
|
|
u_wallace_cska16_u_cska30_xor14 = ((u_wallace_cska16_fa180_xor1 >> 0) & 0x01) ^ ((u_wallace_cska16_ha13_xor0 >> 0) & 0x01);
|
|
u_wallace_cska16_u_cska30_fa13_xor0 = ((u_wallace_cska16_fa180_xor1 >> 0) & 0x01) ^ ((u_wallace_cska16_ha13_xor0 >> 0) & 0x01);
|
|
u_wallace_cska16_u_cska30_fa13_and0 = ((u_wallace_cska16_fa180_xor1 >> 0) & 0x01) & ((u_wallace_cska16_ha13_xor0 >> 0) & 0x01);
|
|
u_wallace_cska16_u_cska30_fa13_xor1 = ((u_wallace_cska16_u_cska30_fa13_xor0 >> 0) & 0x01) ^ ((u_wallace_cska16_u_cska30_fa12_or0 >> 0) & 0x01);
|
|
u_wallace_cska16_u_cska30_fa13_and1 = ((u_wallace_cska16_u_cska30_fa13_xor0 >> 0) & 0x01) & ((u_wallace_cska16_u_cska30_fa12_or0 >> 0) & 0x01);
|
|
u_wallace_cska16_u_cska30_fa13_or0 = ((u_wallace_cska16_u_cska30_fa13_and0 >> 0) & 0x01) | ((u_wallace_cska16_u_cska30_fa13_and1 >> 0) & 0x01);
|
|
u_wallace_cska16_u_cska30_xor15 = ((u_wallace_cska16_fa181_xor1 >> 0) & 0x01) ^ ((u_wallace_cska16_ha14_xor0 >> 0) & 0x01);
|
|
u_wallace_cska16_u_cska30_fa14_xor0 = ((u_wallace_cska16_fa181_xor1 >> 0) & 0x01) ^ ((u_wallace_cska16_ha14_xor0 >> 0) & 0x01);
|
|
u_wallace_cska16_u_cska30_fa14_and0 = ((u_wallace_cska16_fa181_xor1 >> 0) & 0x01) & ((u_wallace_cska16_ha14_xor0 >> 0) & 0x01);
|
|
u_wallace_cska16_u_cska30_fa14_xor1 = ((u_wallace_cska16_u_cska30_fa14_xor0 >> 0) & 0x01) ^ ((u_wallace_cska16_u_cska30_fa13_or0 >> 0) & 0x01);
|
|
u_wallace_cska16_u_cska30_fa14_and1 = ((u_wallace_cska16_u_cska30_fa14_xor0 >> 0) & 0x01) & ((u_wallace_cska16_u_cska30_fa13_or0 >> 0) & 0x01);
|
|
u_wallace_cska16_u_cska30_fa14_or0 = ((u_wallace_cska16_u_cska30_fa14_and0 >> 0) & 0x01) | ((u_wallace_cska16_u_cska30_fa14_and1 >> 0) & 0x01);
|
|
u_wallace_cska16_u_cska30_and_propagate39 = ((u_wallace_cska16_u_cska30_xor12 >> 0) & 0x01) & ((u_wallace_cska16_u_cska30_xor14 >> 0) & 0x01);
|
|
u_wallace_cska16_u_cska30_and_propagate310 = ((u_wallace_cska16_u_cska30_xor13 >> 0) & 0x01) & ((u_wallace_cska16_u_cska30_xor15 >> 0) & 0x01);
|
|
u_wallace_cska16_u_cska30_and_propagate311 = ((u_wallace_cska16_u_cska30_and_propagate39 >> 0) & 0x01) & ((u_wallace_cska16_u_cska30_and_propagate310 >> 0) & 0x01);
|
|
u_wallace_cska16_u_cska30_mux2to13_and0 = ((u_wallace_cska16_u_cska30_mux2to12_xor0 >> 0) & 0x01) & ((u_wallace_cska16_u_cska30_and_propagate311 >> 0) & 0x01);
|
|
u_wallace_cska16_u_cska30_mux2to13_not0 = ~(((u_wallace_cska16_u_cska30_and_propagate311 >> 0) & 0x01)) & 0x01;
|
|
u_wallace_cska16_u_cska30_mux2to13_and1 = ((u_wallace_cska16_u_cska30_fa14_or0 >> 0) & 0x01) & ((u_wallace_cska16_u_cska30_mux2to13_not0 >> 0) & 0x01);
|
|
u_wallace_cska16_u_cska30_mux2to13_xor0 = ((u_wallace_cska16_u_cska30_mux2to13_and0 >> 0) & 0x01) ^ ((u_wallace_cska16_u_cska30_mux2to13_and1 >> 0) & 0x01);
|
|
u_wallace_cska16_u_cska30_xor16 = ((u_wallace_cska16_fa179_xor1 >> 0) & 0x01) ^ ((u_wallace_cska16_fa182_xor1 >> 0) & 0x01);
|
|
u_wallace_cska16_u_cska30_fa15_xor0 = ((u_wallace_cska16_fa179_xor1 >> 0) & 0x01) ^ ((u_wallace_cska16_fa182_xor1 >> 0) & 0x01);
|
|
u_wallace_cska16_u_cska30_fa15_and0 = ((u_wallace_cska16_fa179_xor1 >> 0) & 0x01) & ((u_wallace_cska16_fa182_xor1 >> 0) & 0x01);
|
|
u_wallace_cska16_u_cska30_fa15_xor1 = ((u_wallace_cska16_u_cska30_fa15_xor0 >> 0) & 0x01) ^ ((u_wallace_cska16_u_cska30_mux2to13_xor0 >> 0) & 0x01);
|
|
u_wallace_cska16_u_cska30_fa15_and1 = ((u_wallace_cska16_u_cska30_fa15_xor0 >> 0) & 0x01) & ((u_wallace_cska16_u_cska30_mux2to13_xor0 >> 0) & 0x01);
|
|
u_wallace_cska16_u_cska30_fa15_or0 = ((u_wallace_cska16_u_cska30_fa15_and0 >> 0) & 0x01) | ((u_wallace_cska16_u_cska30_fa15_and1 >> 0) & 0x01);
|
|
u_wallace_cska16_u_cska30_xor17 = ((u_wallace_cska16_fa175_xor1 >> 0) & 0x01) ^ ((u_wallace_cska16_fa183_xor1 >> 0) & 0x01);
|
|
u_wallace_cska16_u_cska30_fa16_xor0 = ((u_wallace_cska16_fa175_xor1 >> 0) & 0x01) ^ ((u_wallace_cska16_fa183_xor1 >> 0) & 0x01);
|
|
u_wallace_cska16_u_cska30_fa16_and0 = ((u_wallace_cska16_fa175_xor1 >> 0) & 0x01) & ((u_wallace_cska16_fa183_xor1 >> 0) & 0x01);
|
|
u_wallace_cska16_u_cska30_fa16_xor1 = ((u_wallace_cska16_u_cska30_fa16_xor0 >> 0) & 0x01) ^ ((u_wallace_cska16_u_cska30_fa15_or0 >> 0) & 0x01);
|
|
u_wallace_cska16_u_cska30_fa16_and1 = ((u_wallace_cska16_u_cska30_fa16_xor0 >> 0) & 0x01) & ((u_wallace_cska16_u_cska30_fa15_or0 >> 0) & 0x01);
|
|
u_wallace_cska16_u_cska30_fa16_or0 = ((u_wallace_cska16_u_cska30_fa16_and0 >> 0) & 0x01) | ((u_wallace_cska16_u_cska30_fa16_and1 >> 0) & 0x01);
|
|
u_wallace_cska16_u_cska30_xor18 = ((u_wallace_cska16_fa169_xor1 >> 0) & 0x01) ^ ((u_wallace_cska16_fa184_xor1 >> 0) & 0x01);
|
|
u_wallace_cska16_u_cska30_fa17_xor0 = ((u_wallace_cska16_fa169_xor1 >> 0) & 0x01) ^ ((u_wallace_cska16_fa184_xor1 >> 0) & 0x01);
|
|
u_wallace_cska16_u_cska30_fa17_and0 = ((u_wallace_cska16_fa169_xor1 >> 0) & 0x01) & ((u_wallace_cska16_fa184_xor1 >> 0) & 0x01);
|
|
u_wallace_cska16_u_cska30_fa17_xor1 = ((u_wallace_cska16_u_cska30_fa17_xor0 >> 0) & 0x01) ^ ((u_wallace_cska16_u_cska30_fa16_or0 >> 0) & 0x01);
|
|
u_wallace_cska16_u_cska30_fa17_and1 = ((u_wallace_cska16_u_cska30_fa17_xor0 >> 0) & 0x01) & ((u_wallace_cska16_u_cska30_fa16_or0 >> 0) & 0x01);
|
|
u_wallace_cska16_u_cska30_fa17_or0 = ((u_wallace_cska16_u_cska30_fa17_and0 >> 0) & 0x01) | ((u_wallace_cska16_u_cska30_fa17_and1 >> 0) & 0x01);
|
|
u_wallace_cska16_u_cska30_xor19 = ((u_wallace_cska16_fa161_xor1 >> 0) & 0x01) ^ ((u_wallace_cska16_fa185_xor1 >> 0) & 0x01);
|
|
u_wallace_cska16_u_cska30_fa18_xor0 = ((u_wallace_cska16_fa161_xor1 >> 0) & 0x01) ^ ((u_wallace_cska16_fa185_xor1 >> 0) & 0x01);
|
|
u_wallace_cska16_u_cska30_fa18_and0 = ((u_wallace_cska16_fa161_xor1 >> 0) & 0x01) & ((u_wallace_cska16_fa185_xor1 >> 0) & 0x01);
|
|
u_wallace_cska16_u_cska30_fa18_xor1 = ((u_wallace_cska16_u_cska30_fa18_xor0 >> 0) & 0x01) ^ ((u_wallace_cska16_u_cska30_fa17_or0 >> 0) & 0x01);
|
|
u_wallace_cska16_u_cska30_fa18_and1 = ((u_wallace_cska16_u_cska30_fa18_xor0 >> 0) & 0x01) & ((u_wallace_cska16_u_cska30_fa17_or0 >> 0) & 0x01);
|
|
u_wallace_cska16_u_cska30_fa18_or0 = ((u_wallace_cska16_u_cska30_fa18_and0 >> 0) & 0x01) | ((u_wallace_cska16_u_cska30_fa18_and1 >> 0) & 0x01);
|
|
u_wallace_cska16_u_cska30_and_propagate412 = ((u_wallace_cska16_u_cska30_xor16 >> 0) & 0x01) & ((u_wallace_cska16_u_cska30_xor18 >> 0) & 0x01);
|
|
u_wallace_cska16_u_cska30_and_propagate413 = ((u_wallace_cska16_u_cska30_xor17 >> 0) & 0x01) & ((u_wallace_cska16_u_cska30_xor19 >> 0) & 0x01);
|
|
u_wallace_cska16_u_cska30_and_propagate414 = ((u_wallace_cska16_u_cska30_and_propagate412 >> 0) & 0x01) & ((u_wallace_cska16_u_cska30_and_propagate413 >> 0) & 0x01);
|
|
u_wallace_cska16_u_cska30_mux2to14_and0 = ((u_wallace_cska16_u_cska30_mux2to13_xor0 >> 0) & 0x01) & ((u_wallace_cska16_u_cska30_and_propagate414 >> 0) & 0x01);
|
|
u_wallace_cska16_u_cska30_mux2to14_not0 = ~(((u_wallace_cska16_u_cska30_and_propagate414 >> 0) & 0x01)) & 0x01;
|
|
u_wallace_cska16_u_cska30_mux2to14_and1 = ((u_wallace_cska16_u_cska30_fa18_or0 >> 0) & 0x01) & ((u_wallace_cska16_u_cska30_mux2to14_not0 >> 0) & 0x01);
|
|
u_wallace_cska16_u_cska30_mux2to14_xor0 = ((u_wallace_cska16_u_cska30_mux2to14_and0 >> 0) & 0x01) ^ ((u_wallace_cska16_u_cska30_mux2to14_and1 >> 0) & 0x01);
|
|
u_wallace_cska16_u_cska30_xor20 = ((u_wallace_cska16_fa151_xor1 >> 0) & 0x01) ^ ((u_wallace_cska16_fa186_xor1 >> 0) & 0x01);
|
|
u_wallace_cska16_u_cska30_fa19_xor0 = ((u_wallace_cska16_fa151_xor1 >> 0) & 0x01) ^ ((u_wallace_cska16_fa186_xor1 >> 0) & 0x01);
|
|
u_wallace_cska16_u_cska30_fa19_and0 = ((u_wallace_cska16_fa151_xor1 >> 0) & 0x01) & ((u_wallace_cska16_fa186_xor1 >> 0) & 0x01);
|
|
u_wallace_cska16_u_cska30_fa19_xor1 = ((u_wallace_cska16_u_cska30_fa19_xor0 >> 0) & 0x01) ^ ((u_wallace_cska16_u_cska30_mux2to14_xor0 >> 0) & 0x01);
|
|
u_wallace_cska16_u_cska30_fa19_and1 = ((u_wallace_cska16_u_cska30_fa19_xor0 >> 0) & 0x01) & ((u_wallace_cska16_u_cska30_mux2to14_xor0 >> 0) & 0x01);
|
|
u_wallace_cska16_u_cska30_fa19_or0 = ((u_wallace_cska16_u_cska30_fa19_and0 >> 0) & 0x01) | ((u_wallace_cska16_u_cska30_fa19_and1 >> 0) & 0x01);
|
|
u_wallace_cska16_u_cska30_xor21 = ((u_wallace_cska16_fa139_xor1 >> 0) & 0x01) ^ ((u_wallace_cska16_fa187_xor1 >> 0) & 0x01);
|
|
u_wallace_cska16_u_cska30_fa20_xor0 = ((u_wallace_cska16_fa139_xor1 >> 0) & 0x01) ^ ((u_wallace_cska16_fa187_xor1 >> 0) & 0x01);
|
|
u_wallace_cska16_u_cska30_fa20_and0 = ((u_wallace_cska16_fa139_xor1 >> 0) & 0x01) & ((u_wallace_cska16_fa187_xor1 >> 0) & 0x01);
|
|
u_wallace_cska16_u_cska30_fa20_xor1 = ((u_wallace_cska16_u_cska30_fa20_xor0 >> 0) & 0x01) ^ ((u_wallace_cska16_u_cska30_fa19_or0 >> 0) & 0x01);
|
|
u_wallace_cska16_u_cska30_fa20_and1 = ((u_wallace_cska16_u_cska30_fa20_xor0 >> 0) & 0x01) & ((u_wallace_cska16_u_cska30_fa19_or0 >> 0) & 0x01);
|
|
u_wallace_cska16_u_cska30_fa20_or0 = ((u_wallace_cska16_u_cska30_fa20_and0 >> 0) & 0x01) | ((u_wallace_cska16_u_cska30_fa20_and1 >> 0) & 0x01);
|
|
u_wallace_cska16_u_cska30_xor22 = ((u_wallace_cska16_fa125_xor1 >> 0) & 0x01) ^ ((u_wallace_cska16_fa188_xor1 >> 0) & 0x01);
|
|
u_wallace_cska16_u_cska30_fa21_xor0 = ((u_wallace_cska16_fa125_xor1 >> 0) & 0x01) ^ ((u_wallace_cska16_fa188_xor1 >> 0) & 0x01);
|
|
u_wallace_cska16_u_cska30_fa21_and0 = ((u_wallace_cska16_fa125_xor1 >> 0) & 0x01) & ((u_wallace_cska16_fa188_xor1 >> 0) & 0x01);
|
|
u_wallace_cska16_u_cska30_fa21_xor1 = ((u_wallace_cska16_u_cska30_fa21_xor0 >> 0) & 0x01) ^ ((u_wallace_cska16_u_cska30_fa20_or0 >> 0) & 0x01);
|
|
u_wallace_cska16_u_cska30_fa21_and1 = ((u_wallace_cska16_u_cska30_fa21_xor0 >> 0) & 0x01) & ((u_wallace_cska16_u_cska30_fa20_or0 >> 0) & 0x01);
|
|
u_wallace_cska16_u_cska30_fa21_or0 = ((u_wallace_cska16_u_cska30_fa21_and0 >> 0) & 0x01) | ((u_wallace_cska16_u_cska30_fa21_and1 >> 0) & 0x01);
|
|
u_wallace_cska16_u_cska30_xor23 = ((u_wallace_cska16_fa109_xor1 >> 0) & 0x01) ^ ((u_wallace_cska16_fa189_xor1 >> 0) & 0x01);
|
|
u_wallace_cska16_u_cska30_fa22_xor0 = ((u_wallace_cska16_fa109_xor1 >> 0) & 0x01) ^ ((u_wallace_cska16_fa189_xor1 >> 0) & 0x01);
|
|
u_wallace_cska16_u_cska30_fa22_and0 = ((u_wallace_cska16_fa109_xor1 >> 0) & 0x01) & ((u_wallace_cska16_fa189_xor1 >> 0) & 0x01);
|
|
u_wallace_cska16_u_cska30_fa22_xor1 = ((u_wallace_cska16_u_cska30_fa22_xor0 >> 0) & 0x01) ^ ((u_wallace_cska16_u_cska30_fa21_or0 >> 0) & 0x01);
|
|
u_wallace_cska16_u_cska30_fa22_and1 = ((u_wallace_cska16_u_cska30_fa22_xor0 >> 0) & 0x01) & ((u_wallace_cska16_u_cska30_fa21_or0 >> 0) & 0x01);
|
|
u_wallace_cska16_u_cska30_fa22_or0 = ((u_wallace_cska16_u_cska30_fa22_and0 >> 0) & 0x01) | ((u_wallace_cska16_u_cska30_fa22_and1 >> 0) & 0x01);
|
|
u_wallace_cska16_u_cska30_and_propagate515 = ((u_wallace_cska16_u_cska30_xor20 >> 0) & 0x01) & ((u_wallace_cska16_u_cska30_xor22 >> 0) & 0x01);
|
|
u_wallace_cska16_u_cska30_and_propagate516 = ((u_wallace_cska16_u_cska30_xor21 >> 0) & 0x01) & ((u_wallace_cska16_u_cska30_xor23 >> 0) & 0x01);
|
|
u_wallace_cska16_u_cska30_and_propagate517 = ((u_wallace_cska16_u_cska30_and_propagate515 >> 0) & 0x01) & ((u_wallace_cska16_u_cska30_and_propagate516 >> 0) & 0x01);
|
|
u_wallace_cska16_u_cska30_mux2to15_and0 = ((u_wallace_cska16_u_cska30_mux2to14_xor0 >> 0) & 0x01) & ((u_wallace_cska16_u_cska30_and_propagate517 >> 0) & 0x01);
|
|
u_wallace_cska16_u_cska30_mux2to15_not0 = ~(((u_wallace_cska16_u_cska30_and_propagate517 >> 0) & 0x01)) & 0x01;
|
|
u_wallace_cska16_u_cska30_mux2to15_and1 = ((u_wallace_cska16_u_cska30_fa22_or0 >> 0) & 0x01) & ((u_wallace_cska16_u_cska30_mux2to15_not0 >> 0) & 0x01);
|
|
u_wallace_cska16_u_cska30_mux2to15_xor0 = ((u_wallace_cska16_u_cska30_mux2to15_and0 >> 0) & 0x01) ^ ((u_wallace_cska16_u_cska30_mux2to15_and1 >> 0) & 0x01);
|
|
u_wallace_cska16_u_cska30_xor24 = ((u_wallace_cska16_fa91_xor1 >> 0) & 0x01) ^ ((u_wallace_cska16_fa190_xor1 >> 0) & 0x01);
|
|
u_wallace_cska16_u_cska30_fa23_xor0 = ((u_wallace_cska16_fa91_xor1 >> 0) & 0x01) ^ ((u_wallace_cska16_fa190_xor1 >> 0) & 0x01);
|
|
u_wallace_cska16_u_cska30_fa23_and0 = ((u_wallace_cska16_fa91_xor1 >> 0) & 0x01) & ((u_wallace_cska16_fa190_xor1 >> 0) & 0x01);
|
|
u_wallace_cska16_u_cska30_fa23_xor1 = ((u_wallace_cska16_u_cska30_fa23_xor0 >> 0) & 0x01) ^ ((u_wallace_cska16_u_cska30_mux2to15_xor0 >> 0) & 0x01);
|
|
u_wallace_cska16_u_cska30_fa23_and1 = ((u_wallace_cska16_u_cska30_fa23_xor0 >> 0) & 0x01) & ((u_wallace_cska16_u_cska30_mux2to15_xor0 >> 0) & 0x01);
|
|
u_wallace_cska16_u_cska30_fa23_or0 = ((u_wallace_cska16_u_cska30_fa23_and0 >> 0) & 0x01) | ((u_wallace_cska16_u_cska30_fa23_and1 >> 0) & 0x01);
|
|
u_wallace_cska16_u_cska30_xor25 = ((u_wallace_cska16_fa71_xor1 >> 0) & 0x01) ^ ((u_wallace_cska16_fa191_xor1 >> 0) & 0x01);
|
|
u_wallace_cska16_u_cska30_fa24_xor0 = ((u_wallace_cska16_fa71_xor1 >> 0) & 0x01) ^ ((u_wallace_cska16_fa191_xor1 >> 0) & 0x01);
|
|
u_wallace_cska16_u_cska30_fa24_and0 = ((u_wallace_cska16_fa71_xor1 >> 0) & 0x01) & ((u_wallace_cska16_fa191_xor1 >> 0) & 0x01);
|
|
u_wallace_cska16_u_cska30_fa24_xor1 = ((u_wallace_cska16_u_cska30_fa24_xor0 >> 0) & 0x01) ^ ((u_wallace_cska16_u_cska30_fa23_or0 >> 0) & 0x01);
|
|
u_wallace_cska16_u_cska30_fa24_and1 = ((u_wallace_cska16_u_cska30_fa24_xor0 >> 0) & 0x01) & ((u_wallace_cska16_u_cska30_fa23_or0 >> 0) & 0x01);
|
|
u_wallace_cska16_u_cska30_fa24_or0 = ((u_wallace_cska16_u_cska30_fa24_and0 >> 0) & 0x01) | ((u_wallace_cska16_u_cska30_fa24_and1 >> 0) & 0x01);
|
|
u_wallace_cska16_u_cska30_xor26 = ((u_wallace_cska16_fa49_xor1 >> 0) & 0x01) ^ ((u_wallace_cska16_fa192_xor1 >> 0) & 0x01);
|
|
u_wallace_cska16_u_cska30_fa25_xor0 = ((u_wallace_cska16_fa49_xor1 >> 0) & 0x01) ^ ((u_wallace_cska16_fa192_xor1 >> 0) & 0x01);
|
|
u_wallace_cska16_u_cska30_fa25_and0 = ((u_wallace_cska16_fa49_xor1 >> 0) & 0x01) & ((u_wallace_cska16_fa192_xor1 >> 0) & 0x01);
|
|
u_wallace_cska16_u_cska30_fa25_xor1 = ((u_wallace_cska16_u_cska30_fa25_xor0 >> 0) & 0x01) ^ ((u_wallace_cska16_u_cska30_fa24_or0 >> 0) & 0x01);
|
|
u_wallace_cska16_u_cska30_fa25_and1 = ((u_wallace_cska16_u_cska30_fa25_xor0 >> 0) & 0x01) & ((u_wallace_cska16_u_cska30_fa24_or0 >> 0) & 0x01);
|
|
u_wallace_cska16_u_cska30_fa25_or0 = ((u_wallace_cska16_u_cska30_fa25_and0 >> 0) & 0x01) | ((u_wallace_cska16_u_cska30_fa25_and1 >> 0) & 0x01);
|
|
u_wallace_cska16_u_cska30_xor27 = ((u_wallace_cska16_fa25_xor1 >> 0) & 0x01) ^ ((u_wallace_cska16_fa193_xor1 >> 0) & 0x01);
|
|
u_wallace_cska16_u_cska30_fa26_xor0 = ((u_wallace_cska16_fa25_xor1 >> 0) & 0x01) ^ ((u_wallace_cska16_fa193_xor1 >> 0) & 0x01);
|
|
u_wallace_cska16_u_cska30_fa26_and0 = ((u_wallace_cska16_fa25_xor1 >> 0) & 0x01) & ((u_wallace_cska16_fa193_xor1 >> 0) & 0x01);
|
|
u_wallace_cska16_u_cska30_fa26_xor1 = ((u_wallace_cska16_u_cska30_fa26_xor0 >> 0) & 0x01) ^ ((u_wallace_cska16_u_cska30_fa25_or0 >> 0) & 0x01);
|
|
u_wallace_cska16_u_cska30_fa26_and1 = ((u_wallace_cska16_u_cska30_fa26_xor0 >> 0) & 0x01) & ((u_wallace_cska16_u_cska30_fa25_or0 >> 0) & 0x01);
|
|
u_wallace_cska16_u_cska30_fa26_or0 = ((u_wallace_cska16_u_cska30_fa26_and0 >> 0) & 0x01) | ((u_wallace_cska16_u_cska30_fa26_and1 >> 0) & 0x01);
|
|
u_wallace_cska16_u_cska30_and_propagate618 = ((u_wallace_cska16_u_cska30_xor24 >> 0) & 0x01) & ((u_wallace_cska16_u_cska30_xor26 >> 0) & 0x01);
|
|
u_wallace_cska16_u_cska30_and_propagate619 = ((u_wallace_cska16_u_cska30_xor25 >> 0) & 0x01) & ((u_wallace_cska16_u_cska30_xor27 >> 0) & 0x01);
|
|
u_wallace_cska16_u_cska30_and_propagate620 = ((u_wallace_cska16_u_cska30_and_propagate618 >> 0) & 0x01) & ((u_wallace_cska16_u_cska30_and_propagate619 >> 0) & 0x01);
|
|
u_wallace_cska16_u_cska30_mux2to16_and0 = ((u_wallace_cska16_u_cska30_mux2to15_xor0 >> 0) & 0x01) & ((u_wallace_cska16_u_cska30_and_propagate620 >> 0) & 0x01);
|
|
u_wallace_cska16_u_cska30_mux2to16_not0 = ~(((u_wallace_cska16_u_cska30_and_propagate620 >> 0) & 0x01)) & 0x01;
|
|
u_wallace_cska16_u_cska30_mux2to16_and1 = ((u_wallace_cska16_u_cska30_fa26_or0 >> 0) & 0x01) & ((u_wallace_cska16_u_cska30_mux2to16_not0 >> 0) & 0x01);
|
|
u_wallace_cska16_u_cska30_mux2to16_xor0 = ((u_wallace_cska16_u_cska30_mux2to16_and0 >> 0) & 0x01) ^ ((u_wallace_cska16_u_cska30_mux2to16_and1 >> 0) & 0x01);
|
|
u_wallace_cska16_u_cska30_xor28 = ((u_wallace_cska16_and_14_15 >> 0) & 0x01) ^ ((u_wallace_cska16_fa194_xor1 >> 0) & 0x01);
|
|
u_wallace_cska16_u_cska30_fa27_xor0 = ((u_wallace_cska16_and_14_15 >> 0) & 0x01) ^ ((u_wallace_cska16_fa194_xor1 >> 0) & 0x01);
|
|
u_wallace_cska16_u_cska30_fa27_and0 = ((u_wallace_cska16_and_14_15 >> 0) & 0x01) & ((u_wallace_cska16_fa194_xor1 >> 0) & 0x01);
|
|
u_wallace_cska16_u_cska30_fa27_xor1 = ((u_wallace_cska16_u_cska30_fa27_xor0 >> 0) & 0x01) ^ ((u_wallace_cska16_u_cska30_mux2to16_xor0 >> 0) & 0x01);
|
|
u_wallace_cska16_u_cska30_fa27_and1 = ((u_wallace_cska16_u_cska30_fa27_xor0 >> 0) & 0x01) & ((u_wallace_cska16_u_cska30_mux2to16_xor0 >> 0) & 0x01);
|
|
u_wallace_cska16_u_cska30_fa27_or0 = ((u_wallace_cska16_u_cska30_fa27_and0 >> 0) & 0x01) | ((u_wallace_cska16_u_cska30_fa27_and1 >> 0) & 0x01);
|
|
u_wallace_cska16_u_cska30_xor29 = ((u_wallace_cska16_fa194_or0 >> 0) & 0x01) ^ ((u_wallace_cska16_and_15_15 >> 0) & 0x01);
|
|
u_wallace_cska16_u_cska30_fa28_xor0 = ((u_wallace_cska16_fa194_or0 >> 0) & 0x01) ^ ((u_wallace_cska16_and_15_15 >> 0) & 0x01);
|
|
u_wallace_cska16_u_cska30_fa28_and0 = ((u_wallace_cska16_fa194_or0 >> 0) & 0x01) & ((u_wallace_cska16_and_15_15 >> 0) & 0x01);
|
|
u_wallace_cska16_u_cska30_fa28_xor1 = ((u_wallace_cska16_u_cska30_fa28_xor0 >> 0) & 0x01) ^ ((u_wallace_cska16_u_cska30_fa27_or0 >> 0) & 0x01);
|
|
u_wallace_cska16_u_cska30_fa28_and1 = ((u_wallace_cska16_u_cska30_fa28_xor0 >> 0) & 0x01) & ((u_wallace_cska16_u_cska30_fa27_or0 >> 0) & 0x01);
|
|
u_wallace_cska16_u_cska30_fa28_or0 = ((u_wallace_cska16_u_cska30_fa28_and0 >> 0) & 0x01) | ((u_wallace_cska16_u_cska30_fa28_and1 >> 0) & 0x01);
|
|
u_wallace_cska16_u_cska30_and_propagate721 = ((u_wallace_cska16_u_cska30_xor28 >> 0) & 0x01) & ((u_wallace_cska16_u_cska30_xor29 >> 0) & 0x01);
|
|
u_wallace_cska16_u_cska30_mux2to17_and0 = ((u_wallace_cska16_u_cska30_mux2to16_xor0 >> 0) & 0x01) & ((u_wallace_cska16_u_cska30_and_propagate721 >> 0) & 0x01);
|
|
u_wallace_cska16_u_cska30_mux2to17_not0 = ~(((u_wallace_cska16_u_cska30_and_propagate721 >> 0) & 0x01)) & 0x01;
|
|
u_wallace_cska16_u_cska30_mux2to17_and1 = ((u_wallace_cska16_u_cska30_fa28_or0 >> 0) & 0x01) & ((u_wallace_cska16_u_cska30_mux2to17_not0 >> 0) & 0x01);
|
|
u_wallace_cska16_u_cska30_mux2to17_xor0 = ((u_wallace_cska16_u_cska30_mux2to17_and0 >> 0) & 0x01) ^ ((u_wallace_cska16_u_cska30_mux2to17_and1 >> 0) & 0x01);
|
|
|
|
u_wallace_cska16_out |= ((u_wallace_cska16_and_0_0 >> 0) & 0x01ull) << 0;
|
|
u_wallace_cska16_out |= ((u_wallace_cska16_u_cska30_ha0_xor0 >> 0) & 0x01ull) << 1;
|
|
u_wallace_cska16_out |= ((u_wallace_cska16_u_cska30_fa0_xor1 >> 0) & 0x01ull) << 2;
|
|
u_wallace_cska16_out |= ((u_wallace_cska16_u_cska30_fa1_xor1 >> 0) & 0x01ull) << 3;
|
|
u_wallace_cska16_out |= ((u_wallace_cska16_u_cska30_fa2_xor1 >> 0) & 0x01ull) << 4;
|
|
u_wallace_cska16_out |= ((u_wallace_cska16_u_cska30_fa3_xor1 >> 0) & 0x01ull) << 5;
|
|
u_wallace_cska16_out |= ((u_wallace_cska16_u_cska30_fa4_xor1 >> 0) & 0x01ull) << 6;
|
|
u_wallace_cska16_out |= ((u_wallace_cska16_u_cska30_fa5_xor1 >> 0) & 0x01ull) << 7;
|
|
u_wallace_cska16_out |= ((u_wallace_cska16_u_cska30_fa6_xor1 >> 0) & 0x01ull) << 8;
|
|
u_wallace_cska16_out |= ((u_wallace_cska16_u_cska30_fa7_xor1 >> 0) & 0x01ull) << 9;
|
|
u_wallace_cska16_out |= ((u_wallace_cska16_u_cska30_fa8_xor1 >> 0) & 0x01ull) << 10;
|
|
u_wallace_cska16_out |= ((u_wallace_cska16_u_cska30_fa9_xor1 >> 0) & 0x01ull) << 11;
|
|
u_wallace_cska16_out |= ((u_wallace_cska16_u_cska30_fa10_xor1 >> 0) & 0x01ull) << 12;
|
|
u_wallace_cska16_out |= ((u_wallace_cska16_u_cska30_fa11_xor1 >> 0) & 0x01ull) << 13;
|
|
u_wallace_cska16_out |= ((u_wallace_cska16_u_cska30_fa12_xor1 >> 0) & 0x01ull) << 14;
|
|
u_wallace_cska16_out |= ((u_wallace_cska16_u_cska30_fa13_xor1 >> 0) & 0x01ull) << 15;
|
|
u_wallace_cska16_out |= ((u_wallace_cska16_u_cska30_fa14_xor1 >> 0) & 0x01ull) << 16;
|
|
u_wallace_cska16_out |= ((u_wallace_cska16_u_cska30_fa15_xor1 >> 0) & 0x01ull) << 17;
|
|
u_wallace_cska16_out |= ((u_wallace_cska16_u_cska30_fa16_xor1 >> 0) & 0x01ull) << 18;
|
|
u_wallace_cska16_out |= ((u_wallace_cska16_u_cska30_fa17_xor1 >> 0) & 0x01ull) << 19;
|
|
u_wallace_cska16_out |= ((u_wallace_cska16_u_cska30_fa18_xor1 >> 0) & 0x01ull) << 20;
|
|
u_wallace_cska16_out |= ((u_wallace_cska16_u_cska30_fa19_xor1 >> 0) & 0x01ull) << 21;
|
|
u_wallace_cska16_out |= ((u_wallace_cska16_u_cska30_fa20_xor1 >> 0) & 0x01ull) << 22;
|
|
u_wallace_cska16_out |= ((u_wallace_cska16_u_cska30_fa21_xor1 >> 0) & 0x01ull) << 23;
|
|
u_wallace_cska16_out |= ((u_wallace_cska16_u_cska30_fa22_xor1 >> 0) & 0x01ull) << 24;
|
|
u_wallace_cska16_out |= ((u_wallace_cska16_u_cska30_fa23_xor1 >> 0) & 0x01ull) << 25;
|
|
u_wallace_cska16_out |= ((u_wallace_cska16_u_cska30_fa24_xor1 >> 0) & 0x01ull) << 26;
|
|
u_wallace_cska16_out |= ((u_wallace_cska16_u_cska30_fa25_xor1 >> 0) & 0x01ull) << 27;
|
|
u_wallace_cska16_out |= ((u_wallace_cska16_u_cska30_fa26_xor1 >> 0) & 0x01ull) << 28;
|
|
u_wallace_cska16_out |= ((u_wallace_cska16_u_cska30_fa27_xor1 >> 0) & 0x01ull) << 29;
|
|
u_wallace_cska16_out |= ((u_wallace_cska16_u_cska30_fa28_xor1 >> 0) & 0x01ull) << 30;
|
|
u_wallace_cska16_out |= ((u_wallace_cska16_u_cska30_mux2to17_xor0 >> 0) & 0x01ull) << 31;
|
|
return u_wallace_cska16_out;
|
|
} |