Jan Klhůfek 56c86c13ca

New multipliers (#13) ...

* #10 CGP Circuits as inputs (#11)

* CGP Circuits as inputs

* #10 support of signed output in general circuit

* input as output works

* output connected to input (c)

* automated verilog testing

* output rename

* Implemented CSA and Wallace tree multiplier composing of CSAs. Also did some code cleanup.

* Typos fix and code cleanup.

* Added new (approximate) multiplier architectures and did some minor changes regarding sign extension for c output formats.

* Updated automated testing scripts.

* Small bugfix in python code generation (I initially thought this line is useless).

* Updated generated circuits folder.

Co-authored-by: Vojta Mrazek <mrazek@fit.vutbr.cz>

2022-04-17 16:00:00 +02:00

..

ax

New multipliers (#13)

2022-04-17 16:00:00 +02:00

blif_circuits

New multipliers (#13)

2022-04-17 16:00:00 +02:00

c_circuits

New multipliers (#13)

2022-04-17 16:00:00 +02:00

cgp_circuits/flat

New multipliers (#13)

2022-04-17 16:00:00 +02:00

verilog_circuits

New multipliers (#13)

2022-04-17 16:00:00 +02:00