dissertation_thesis/ariths-gen
1
0
Fork 0
mirror of https://github.com/ehw-fit/ariths-gen.git synced 2025-04-13 18:51:21 +01:00
Code Issues Actions Packages Projects Releases Wiki Activity

Update setup.cfg

Browse Source
This commit is contained in:
Vojta Mrazek 2024-12-13 12:51:46 +01:00 committed by GitHub
parent 7f17461d73
commit a6060fa2a8
No known key found for this signature in database
GPG Key ID: B5690EEEBB952194
1 changed files with 2 additions and 2 deletions

4
setup.cfg

@ -1,10 +1,9 @@
[metadata] [metadata]
name = ariths_gen name = ariths_gen
description = Arithmetic circuits generator to Verilog, BLIF, C etc. description = Arithmetic circuits generator to Verilog, BLIF, C etc.
version = attr: ariths_gen.VERSION
long_description = file: README.md long_description = file: README.md
long_description_content_type = text/markdown long_description_content_type = text/markdown
license = MIT license = MIT
author = Jan Klhufek, Vojtech Mrazek author = Jan Klhufek, Vojtech Mrazek
author_email = iklhufek@fit.vutbr.cz author_email = iklhufek@fit.vutbr.cz
@ -17,3 +16,4 @@ project_urls =
[options] [options]
packages = find: packages = find:
python_requires = >=3.8