dissertation_thesis/ariths-gen
1
0
Fork 0
mirror of https://github.com/ehw-fit/ariths-gen.git synced 2025-04-04 06:11:41 +01:00
Code Issues Actions Packages Projects Releases Wiki Activity

Update setup.cfg

Browse Source
This commit is contained in:
Vojta Mrazek 2024-12-13 12:44:51 +01:00 committed by GitHub
parent adfcfc51d0
commit 7f17461d73
No known key found for this signature in database
GPG Key ID: B5690EEEBB952194
1 changed files with 14 additions and 3 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

17
setup.cfg
View File

@ -1,8 +1,19 @@
[metadata]
name = ariths_gen
version = 0.0.2
description = "arithmetic circuits generator"
description = Arithmetic circuits generator to Verilog, BLIF, C etc.
long_description = file: README.md
long_description_content_type = text/markdown
license = MIT
author = Jan Klhufek, Vojtech Mrazek
author_email = iklhufek@fit.vutbr.cz
url = https://github.com/ehw-fit/ariths-gen
download_urls = https://pypi.org/project/ariths-gen
project_urls =
Code = https://github.com/ehw-fit/ariths-gen
Issue tracker = https://github.com/ehw-fit/ariths-gen/issues
[options]
packages = find:
packages = find: