3 lines
68 B
Verilog
3 lines
68 B
Verilog
module not_gate(input _a, output _y0);
|
|
assign _y0 = ~_a;
|
|
endmodule |
module not_gate(input _a, output _y0);
|
|
assign _y0 = ~_a;
|
|
endmodule |