140 lines
6.8 KiB
Coq
140 lines
6.8 KiB
Coq
module f_u_arrmul4(input [3:0] a, input [3:0] b, output [7:0] f_u_arrmul4_out);
|
|
wire f_u_arrmul4_and0_0;
|
|
wire f_u_arrmul4_and1_0;
|
|
wire f_u_arrmul4_and2_0;
|
|
wire f_u_arrmul4_and3_0;
|
|
wire f_u_arrmul4_and0_1;
|
|
wire f_u_arrmul4_ha0_1_xor0;
|
|
wire f_u_arrmul4_ha0_1_and0;
|
|
wire f_u_arrmul4_and1_1;
|
|
wire f_u_arrmul4_fa1_1_xor0;
|
|
wire f_u_arrmul4_fa1_1_and0;
|
|
wire f_u_arrmul4_fa1_1_xor1;
|
|
wire f_u_arrmul4_fa1_1_and1;
|
|
wire f_u_arrmul4_fa1_1_or0;
|
|
wire f_u_arrmul4_and2_1;
|
|
wire f_u_arrmul4_fa2_1_xor0;
|
|
wire f_u_arrmul4_fa2_1_and0;
|
|
wire f_u_arrmul4_fa2_1_xor1;
|
|
wire f_u_arrmul4_fa2_1_and1;
|
|
wire f_u_arrmul4_fa2_1_or0;
|
|
wire f_u_arrmul4_and3_1;
|
|
wire f_u_arrmul4_ha3_1_xor0;
|
|
wire f_u_arrmul4_ha3_1_and0;
|
|
wire f_u_arrmul4_and0_2;
|
|
wire f_u_arrmul4_ha0_2_xor0;
|
|
wire f_u_arrmul4_ha0_2_and0;
|
|
wire f_u_arrmul4_and1_2;
|
|
wire f_u_arrmul4_fa1_2_xor0;
|
|
wire f_u_arrmul4_fa1_2_and0;
|
|
wire f_u_arrmul4_fa1_2_xor1;
|
|
wire f_u_arrmul4_fa1_2_and1;
|
|
wire f_u_arrmul4_fa1_2_or0;
|
|
wire f_u_arrmul4_and2_2;
|
|
wire f_u_arrmul4_fa2_2_xor0;
|
|
wire f_u_arrmul4_fa2_2_and0;
|
|
wire f_u_arrmul4_fa2_2_xor1;
|
|
wire f_u_arrmul4_fa2_2_and1;
|
|
wire f_u_arrmul4_fa2_2_or0;
|
|
wire f_u_arrmul4_and3_2;
|
|
wire f_u_arrmul4_fa3_2_xor0;
|
|
wire f_u_arrmul4_fa3_2_and0;
|
|
wire f_u_arrmul4_fa3_2_xor1;
|
|
wire f_u_arrmul4_fa3_2_and1;
|
|
wire f_u_arrmul4_fa3_2_or0;
|
|
wire f_u_arrmul4_and0_3;
|
|
wire f_u_arrmul4_ha0_3_xor0;
|
|
wire f_u_arrmul4_ha0_3_and0;
|
|
wire f_u_arrmul4_and1_3;
|
|
wire f_u_arrmul4_fa1_3_xor0;
|
|
wire f_u_arrmul4_fa1_3_and0;
|
|
wire f_u_arrmul4_fa1_3_xor1;
|
|
wire f_u_arrmul4_fa1_3_and1;
|
|
wire f_u_arrmul4_fa1_3_or0;
|
|
wire f_u_arrmul4_and2_3;
|
|
wire f_u_arrmul4_fa2_3_xor0;
|
|
wire f_u_arrmul4_fa2_3_and0;
|
|
wire f_u_arrmul4_fa2_3_xor1;
|
|
wire f_u_arrmul4_fa2_3_and1;
|
|
wire f_u_arrmul4_fa2_3_or0;
|
|
wire f_u_arrmul4_and3_3;
|
|
wire f_u_arrmul4_fa3_3_xor0;
|
|
wire f_u_arrmul4_fa3_3_and0;
|
|
wire f_u_arrmul4_fa3_3_xor1;
|
|
wire f_u_arrmul4_fa3_3_and1;
|
|
wire f_u_arrmul4_fa3_3_or0;
|
|
|
|
assign f_u_arrmul4_and0_0 = a[0] & b[0];
|
|
assign f_u_arrmul4_and1_0 = a[1] & b[0];
|
|
assign f_u_arrmul4_and2_0 = a[2] & b[0];
|
|
assign f_u_arrmul4_and3_0 = a[3] & b[0];
|
|
assign f_u_arrmul4_and0_1 = a[0] & b[1];
|
|
assign f_u_arrmul4_ha0_1_xor0 = f_u_arrmul4_and0_1 ^ f_u_arrmul4_and1_0;
|
|
assign f_u_arrmul4_ha0_1_and0 = f_u_arrmul4_and0_1 & f_u_arrmul4_and1_0;
|
|
assign f_u_arrmul4_and1_1 = a[1] & b[1];
|
|
assign f_u_arrmul4_fa1_1_xor0 = f_u_arrmul4_and1_1 ^ f_u_arrmul4_and2_0;
|
|
assign f_u_arrmul4_fa1_1_and0 = f_u_arrmul4_and1_1 & f_u_arrmul4_and2_0;
|
|
assign f_u_arrmul4_fa1_1_xor1 = f_u_arrmul4_fa1_1_xor0 ^ f_u_arrmul4_ha0_1_and0;
|
|
assign f_u_arrmul4_fa1_1_and1 = f_u_arrmul4_fa1_1_xor0 & f_u_arrmul4_ha0_1_and0;
|
|
assign f_u_arrmul4_fa1_1_or0 = f_u_arrmul4_fa1_1_and0 | f_u_arrmul4_fa1_1_and1;
|
|
assign f_u_arrmul4_and2_1 = a[2] & b[1];
|
|
assign f_u_arrmul4_fa2_1_xor0 = f_u_arrmul4_and2_1 ^ f_u_arrmul4_and3_0;
|
|
assign f_u_arrmul4_fa2_1_and0 = f_u_arrmul4_and2_1 & f_u_arrmul4_and3_0;
|
|
assign f_u_arrmul4_fa2_1_xor1 = f_u_arrmul4_fa2_1_xor0 ^ f_u_arrmul4_fa1_1_or0;
|
|
assign f_u_arrmul4_fa2_1_and1 = f_u_arrmul4_fa2_1_xor0 & f_u_arrmul4_fa1_1_or0;
|
|
assign f_u_arrmul4_fa2_1_or0 = f_u_arrmul4_fa2_1_and0 | f_u_arrmul4_fa2_1_and1;
|
|
assign f_u_arrmul4_and3_1 = a[3] & b[1];
|
|
assign f_u_arrmul4_ha3_1_xor0 = f_u_arrmul4_and3_1 ^ f_u_arrmul4_fa2_1_or0;
|
|
assign f_u_arrmul4_ha3_1_and0 = f_u_arrmul4_and3_1 & f_u_arrmul4_fa2_1_or0;
|
|
assign f_u_arrmul4_and0_2 = a[0] & b[2];
|
|
assign f_u_arrmul4_ha0_2_xor0 = f_u_arrmul4_and0_2 ^ f_u_arrmul4_fa1_1_xor1;
|
|
assign f_u_arrmul4_ha0_2_and0 = f_u_arrmul4_and0_2 & f_u_arrmul4_fa1_1_xor1;
|
|
assign f_u_arrmul4_and1_2 = a[1] & b[2];
|
|
assign f_u_arrmul4_fa1_2_xor0 = f_u_arrmul4_and1_2 ^ f_u_arrmul4_fa2_1_xor1;
|
|
assign f_u_arrmul4_fa1_2_and0 = f_u_arrmul4_and1_2 & f_u_arrmul4_fa2_1_xor1;
|
|
assign f_u_arrmul4_fa1_2_xor1 = f_u_arrmul4_fa1_2_xor0 ^ f_u_arrmul4_ha0_2_and0;
|
|
assign f_u_arrmul4_fa1_2_and1 = f_u_arrmul4_fa1_2_xor0 & f_u_arrmul4_ha0_2_and0;
|
|
assign f_u_arrmul4_fa1_2_or0 = f_u_arrmul4_fa1_2_and0 | f_u_arrmul4_fa1_2_and1;
|
|
assign f_u_arrmul4_and2_2 = a[2] & b[2];
|
|
assign f_u_arrmul4_fa2_2_xor0 = f_u_arrmul4_and2_2 ^ f_u_arrmul4_ha3_1_xor0;
|
|
assign f_u_arrmul4_fa2_2_and0 = f_u_arrmul4_and2_2 & f_u_arrmul4_ha3_1_xor0;
|
|
assign f_u_arrmul4_fa2_2_xor1 = f_u_arrmul4_fa2_2_xor0 ^ f_u_arrmul4_fa1_2_or0;
|
|
assign f_u_arrmul4_fa2_2_and1 = f_u_arrmul4_fa2_2_xor0 & f_u_arrmul4_fa1_2_or0;
|
|
assign f_u_arrmul4_fa2_2_or0 = f_u_arrmul4_fa2_2_and0 | f_u_arrmul4_fa2_2_and1;
|
|
assign f_u_arrmul4_and3_2 = a[3] & b[2];
|
|
assign f_u_arrmul4_fa3_2_xor0 = f_u_arrmul4_and3_2 ^ f_u_arrmul4_ha3_1_and0;
|
|
assign f_u_arrmul4_fa3_2_and0 = f_u_arrmul4_and3_2 & f_u_arrmul4_ha3_1_and0;
|
|
assign f_u_arrmul4_fa3_2_xor1 = f_u_arrmul4_fa3_2_xor0 ^ f_u_arrmul4_fa2_2_or0;
|
|
assign f_u_arrmul4_fa3_2_and1 = f_u_arrmul4_fa3_2_xor0 & f_u_arrmul4_fa2_2_or0;
|
|
assign f_u_arrmul4_fa3_2_or0 = f_u_arrmul4_fa3_2_and0 | f_u_arrmul4_fa3_2_and1;
|
|
assign f_u_arrmul4_and0_3 = a[0] & b[3];
|
|
assign f_u_arrmul4_ha0_3_xor0 = f_u_arrmul4_and0_3 ^ f_u_arrmul4_fa1_2_xor1;
|
|
assign f_u_arrmul4_ha0_3_and0 = f_u_arrmul4_and0_3 & f_u_arrmul4_fa1_2_xor1;
|
|
assign f_u_arrmul4_and1_3 = a[1] & b[3];
|
|
assign f_u_arrmul4_fa1_3_xor0 = f_u_arrmul4_and1_3 ^ f_u_arrmul4_fa2_2_xor1;
|
|
assign f_u_arrmul4_fa1_3_and0 = f_u_arrmul4_and1_3 & f_u_arrmul4_fa2_2_xor1;
|
|
assign f_u_arrmul4_fa1_3_xor1 = f_u_arrmul4_fa1_3_xor0 ^ f_u_arrmul4_ha0_3_and0;
|
|
assign f_u_arrmul4_fa1_3_and1 = f_u_arrmul4_fa1_3_xor0 & f_u_arrmul4_ha0_3_and0;
|
|
assign f_u_arrmul4_fa1_3_or0 = f_u_arrmul4_fa1_3_and0 | f_u_arrmul4_fa1_3_and1;
|
|
assign f_u_arrmul4_and2_3 = a[2] & b[3];
|
|
assign f_u_arrmul4_fa2_3_xor0 = f_u_arrmul4_and2_3 ^ f_u_arrmul4_fa3_2_xor1;
|
|
assign f_u_arrmul4_fa2_3_and0 = f_u_arrmul4_and2_3 & f_u_arrmul4_fa3_2_xor1;
|
|
assign f_u_arrmul4_fa2_3_xor1 = f_u_arrmul4_fa2_3_xor0 ^ f_u_arrmul4_fa1_3_or0;
|
|
assign f_u_arrmul4_fa2_3_and1 = f_u_arrmul4_fa2_3_xor0 & f_u_arrmul4_fa1_3_or0;
|
|
assign f_u_arrmul4_fa2_3_or0 = f_u_arrmul4_fa2_3_and0 | f_u_arrmul4_fa2_3_and1;
|
|
assign f_u_arrmul4_and3_3 = a[3] & b[3];
|
|
assign f_u_arrmul4_fa3_3_xor0 = f_u_arrmul4_and3_3 ^ f_u_arrmul4_fa3_2_or0;
|
|
assign f_u_arrmul4_fa3_3_and0 = f_u_arrmul4_and3_3 & f_u_arrmul4_fa3_2_or0;
|
|
assign f_u_arrmul4_fa3_3_xor1 = f_u_arrmul4_fa3_3_xor0 ^ f_u_arrmul4_fa2_3_or0;
|
|
assign f_u_arrmul4_fa3_3_and1 = f_u_arrmul4_fa3_3_xor0 & f_u_arrmul4_fa2_3_or0;
|
|
assign f_u_arrmul4_fa3_3_or0 = f_u_arrmul4_fa3_3_and0 | f_u_arrmul4_fa3_3_and1;
|
|
|
|
assign f_u_arrmul4_out[0] = f_u_arrmul4_and0_0;
|
|
assign f_u_arrmul4_out[1] = f_u_arrmul4_ha0_1_xor0;
|
|
assign f_u_arrmul4_out[2] = f_u_arrmul4_ha0_2_xor0;
|
|
assign f_u_arrmul4_out[3] = f_u_arrmul4_ha0_3_xor0;
|
|
assign f_u_arrmul4_out[4] = f_u_arrmul4_fa1_3_xor1;
|
|
assign f_u_arrmul4_out[5] = f_u_arrmul4_fa2_3_xor1;
|
|
assign f_u_arrmul4_out[6] = f_u_arrmul4_fa3_3_xor1;
|
|
assign f_u_arrmul4_out[7] = f_u_arrmul4_fa3_3_or0;
|
|
endmodule |