2022-04-17 13:41:32 +02:00

451 lines
31 KiB
Verilog

module and_gate(input a, input b, output out);
assign out = a & b;
endmodule
module nand_gate(input a, input b, output out);
assign out = ~(a & b);
endmodule
module xor_gate(input a, input b, output out);
assign out = a ^ b;
endmodule
module not_gate(input a, output out);
assign out = ~a;
endmodule
module or_gate(input a, input b, output out);
assign out = a | b;
endmodule
module ha(input [0:0] a, input [0:0] b, output [0:0] ha_xor0, output [0:0] ha_and0);
xor_gate xor_gate_ha_xor0(.a(a[0]), .b(b[0]), .out(ha_xor0));
and_gate and_gate_ha_and0(.a(a[0]), .b(b[0]), .out(ha_and0));
endmodule
module fa(input [0:0] a, input [0:0] b, input [0:0] cin, output [0:0] fa_xor1, output [0:0] fa_or0);
wire [0:0] fa_xor0;
wire [0:0] fa_and0;
wire [0:0] fa_and1;
xor_gate xor_gate_fa_xor0(.a(a[0]), .b(b[0]), .out(fa_xor0));
and_gate and_gate_fa_and0(.a(a[0]), .b(b[0]), .out(fa_and0));
xor_gate xor_gate_fa_xor1(.a(fa_xor0[0]), .b(cin[0]), .out(fa_xor1));
and_gate and_gate_fa_and1(.a(fa_xor0[0]), .b(cin[0]), .out(fa_and1));
or_gate or_gate_fa_or0(.a(fa_and0[0]), .b(fa_and1[0]), .out(fa_or0));
endmodule
module mux2to1(input [0:0] d0, input [0:0] d1, input [0:0] sel, output [0:0] mux2to1_xor0);
wire [0:0] mux2to1_and0;
wire [0:0] mux2to1_not0;
wire [0:0] mux2to1_and1;
and_gate and_gate_mux2to1_and0(.a(d1[0]), .b(sel[0]), .out(mux2to1_and0));
not_gate not_gate_mux2to1_not0(.a(sel[0]), .out(mux2to1_not0));
and_gate and_gate_mux2to1_and1(.a(d0[0]), .b(mux2to1_not0[0]), .out(mux2to1_and1));
xor_gate xor_gate_mux2to1_xor0(.a(mux2to1_and0[0]), .b(mux2to1_and1[0]), .out(mux2to1_xor0));
endmodule
module u_cska8(input [7:0] a, input [7:0] b, output [8:0] u_cska8_out);
wire [0:0] u_cska8_xor0;
wire [0:0] u_cska8_ha0_xor0;
wire [0:0] u_cska8_ha0_and0;
wire [0:0] u_cska8_xor1;
wire [0:0] u_cska8_fa0_xor1;
wire [0:0] u_cska8_fa0_or0;
wire [0:0] u_cska8_xor2;
wire [0:0] u_cska8_fa1_xor1;
wire [0:0] u_cska8_fa1_or0;
wire [0:0] u_cska8_xor3;
wire [0:0] u_cska8_fa2_xor1;
wire [0:0] u_cska8_fa2_or0;
wire [0:0] u_cska8_and_propagate00;
wire [0:0] u_cska8_and_propagate01;
wire [0:0] u_cska8_and_propagate02;
wire [0:0] u_cska8_mux2to10_and1;
wire [0:0] u_cska8_xor4;
wire [0:0] u_cska8_fa3_xor1;
wire [0:0] u_cska8_fa3_or0;
wire [0:0] u_cska8_xor5;
wire [0:0] u_cska8_fa4_xor1;
wire [0:0] u_cska8_fa4_or0;
wire [0:0] u_cska8_xor6;
wire [0:0] u_cska8_fa5_xor1;
wire [0:0] u_cska8_fa5_or0;
wire [0:0] u_cska8_xor7;
wire [0:0] u_cska8_fa6_xor1;
wire [0:0] u_cska8_fa6_or0;
wire [0:0] u_cska8_and_propagate13;
wire [0:0] u_cska8_and_propagate14;
wire [0:0] u_cska8_and_propagate15;
wire [0:0] u_cska8_mux2to11_xor0;
xor_gate xor_gate_u_cska8_xor0(.a(a[0]), .b(b[0]), .out(u_cska8_xor0));
ha ha_u_cska8_ha0_out(.a(a[0]), .b(b[0]), .ha_xor0(u_cska8_ha0_xor0), .ha_and0(u_cska8_ha0_and0));
xor_gate xor_gate_u_cska8_xor1(.a(a[1]), .b(b[1]), .out(u_cska8_xor1));
fa fa_u_cska8_fa0_out(.a(a[1]), .b(b[1]), .cin(u_cska8_ha0_and0[0]), .fa_xor1(u_cska8_fa0_xor1), .fa_or0(u_cska8_fa0_or0));
xor_gate xor_gate_u_cska8_xor2(.a(a[2]), .b(b[2]), .out(u_cska8_xor2));
fa fa_u_cska8_fa1_out(.a(a[2]), .b(b[2]), .cin(u_cska8_fa0_or0[0]), .fa_xor1(u_cska8_fa1_xor1), .fa_or0(u_cska8_fa1_or0));
xor_gate xor_gate_u_cska8_xor3(.a(a[3]), .b(b[3]), .out(u_cska8_xor3));
fa fa_u_cska8_fa2_out(.a(a[3]), .b(b[3]), .cin(u_cska8_fa1_or0[0]), .fa_xor1(u_cska8_fa2_xor1), .fa_or0(u_cska8_fa2_or0));
and_gate and_gate_u_cska8_and_propagate00(.a(u_cska8_xor0[0]), .b(u_cska8_xor2[0]), .out(u_cska8_and_propagate00));
and_gate and_gate_u_cska8_and_propagate01(.a(u_cska8_xor1[0]), .b(u_cska8_xor3[0]), .out(u_cska8_and_propagate01));
and_gate and_gate_u_cska8_and_propagate02(.a(u_cska8_and_propagate00[0]), .b(u_cska8_and_propagate01[0]), .out(u_cska8_and_propagate02));
mux2to1 mux2to1_u_cska8_mux2to10_out(.d0(u_cska8_fa2_or0[0]), .d1(1'b0), .sel(u_cska8_and_propagate02[0]), .mux2to1_xor0(u_cska8_mux2to10_and1));
xor_gate xor_gate_u_cska8_xor4(.a(a[4]), .b(b[4]), .out(u_cska8_xor4));
fa fa_u_cska8_fa3_out(.a(a[4]), .b(b[4]), .cin(u_cska8_mux2to10_and1[0]), .fa_xor1(u_cska8_fa3_xor1), .fa_or0(u_cska8_fa3_or0));
xor_gate xor_gate_u_cska8_xor5(.a(a[5]), .b(b[5]), .out(u_cska8_xor5));
fa fa_u_cska8_fa4_out(.a(a[5]), .b(b[5]), .cin(u_cska8_fa3_or0[0]), .fa_xor1(u_cska8_fa4_xor1), .fa_or0(u_cska8_fa4_or0));
xor_gate xor_gate_u_cska8_xor6(.a(a[6]), .b(b[6]), .out(u_cska8_xor6));
fa fa_u_cska8_fa5_out(.a(a[6]), .b(b[6]), .cin(u_cska8_fa4_or0[0]), .fa_xor1(u_cska8_fa5_xor1), .fa_or0(u_cska8_fa5_or0));
xor_gate xor_gate_u_cska8_xor7(.a(a[7]), .b(b[7]), .out(u_cska8_xor7));
fa fa_u_cska8_fa6_out(.a(a[7]), .b(b[7]), .cin(u_cska8_fa5_or0[0]), .fa_xor1(u_cska8_fa6_xor1), .fa_or0(u_cska8_fa6_or0));
and_gate and_gate_u_cska8_and_propagate13(.a(u_cska8_xor4[0]), .b(u_cska8_xor6[0]), .out(u_cska8_and_propagate13));
and_gate and_gate_u_cska8_and_propagate14(.a(u_cska8_xor5[0]), .b(u_cska8_xor7[0]), .out(u_cska8_and_propagate14));
and_gate and_gate_u_cska8_and_propagate15(.a(u_cska8_and_propagate13[0]), .b(u_cska8_and_propagate14[0]), .out(u_cska8_and_propagate15));
mux2to1 mux2to1_u_cska8_mux2to11_out(.d0(u_cska8_fa6_or0[0]), .d1(u_cska8_mux2to10_and1[0]), .sel(u_cska8_and_propagate15[0]), .mux2to1_xor0(u_cska8_mux2to11_xor0));
assign u_cska8_out[0] = u_cska8_ha0_xor0[0];
assign u_cska8_out[1] = u_cska8_fa0_xor1[0];
assign u_cska8_out[2] = u_cska8_fa1_xor1[0];
assign u_cska8_out[3] = u_cska8_fa2_xor1[0];
assign u_cska8_out[4] = u_cska8_fa3_xor1[0];
assign u_cska8_out[5] = u_cska8_fa4_xor1[0];
assign u_cska8_out[6] = u_cska8_fa5_xor1[0];
assign u_cska8_out[7] = u_cska8_fa6_xor1[0];
assign u_cska8_out[8] = u_cska8_mux2to11_xor0[0];
endmodule
module s_csamul_cska8(input [7:0] a, input [7:0] b, output [15:0] s_csamul_cska8_out);
wire [0:0] s_csamul_cska8_and0_0;
wire [0:0] s_csamul_cska8_and1_0;
wire [0:0] s_csamul_cska8_and2_0;
wire [0:0] s_csamul_cska8_and3_0;
wire [0:0] s_csamul_cska8_and4_0;
wire [0:0] s_csamul_cska8_and5_0;
wire [0:0] s_csamul_cska8_and6_0;
wire [0:0] s_csamul_cska8_nand7_0;
wire [0:0] s_csamul_cska8_and0_1;
wire [0:0] s_csamul_cska8_ha0_1_xor0;
wire [0:0] s_csamul_cska8_ha0_1_and0;
wire [0:0] s_csamul_cska8_and1_1;
wire [0:0] s_csamul_cska8_ha1_1_xor0;
wire [0:0] s_csamul_cska8_ha1_1_and0;
wire [0:0] s_csamul_cska8_and2_1;
wire [0:0] s_csamul_cska8_ha2_1_xor0;
wire [0:0] s_csamul_cska8_ha2_1_and0;
wire [0:0] s_csamul_cska8_and3_1;
wire [0:0] s_csamul_cska8_ha3_1_xor0;
wire [0:0] s_csamul_cska8_ha3_1_and0;
wire [0:0] s_csamul_cska8_and4_1;
wire [0:0] s_csamul_cska8_ha4_1_xor0;
wire [0:0] s_csamul_cska8_ha4_1_and0;
wire [0:0] s_csamul_cska8_and5_1;
wire [0:0] s_csamul_cska8_ha5_1_xor0;
wire [0:0] s_csamul_cska8_ha5_1_and0;
wire [0:0] s_csamul_cska8_and6_1;
wire [0:0] s_csamul_cska8_ha6_1_xor0;
wire [0:0] s_csamul_cska8_ha6_1_and0;
wire [0:0] s_csamul_cska8_nand7_1;
wire [0:0] s_csamul_cska8_ha7_1_xor0;
wire [0:0] s_csamul_cska8_and0_2;
wire [0:0] s_csamul_cska8_fa0_2_xor1;
wire [0:0] s_csamul_cska8_fa0_2_or0;
wire [0:0] s_csamul_cska8_and1_2;
wire [0:0] s_csamul_cska8_fa1_2_xor1;
wire [0:0] s_csamul_cska8_fa1_2_or0;
wire [0:0] s_csamul_cska8_and2_2;
wire [0:0] s_csamul_cska8_fa2_2_xor1;
wire [0:0] s_csamul_cska8_fa2_2_or0;
wire [0:0] s_csamul_cska8_and3_2;
wire [0:0] s_csamul_cska8_fa3_2_xor1;
wire [0:0] s_csamul_cska8_fa3_2_or0;
wire [0:0] s_csamul_cska8_and4_2;
wire [0:0] s_csamul_cska8_fa4_2_xor1;
wire [0:0] s_csamul_cska8_fa4_2_or0;
wire [0:0] s_csamul_cska8_and5_2;
wire [0:0] s_csamul_cska8_fa5_2_xor1;
wire [0:0] s_csamul_cska8_fa5_2_or0;
wire [0:0] s_csamul_cska8_and6_2;
wire [0:0] s_csamul_cska8_fa6_2_xor1;
wire [0:0] s_csamul_cska8_fa6_2_or0;
wire [0:0] s_csamul_cska8_nand7_2;
wire [0:0] s_csamul_cska8_ha7_2_xor0;
wire [0:0] s_csamul_cska8_ha7_2_and0;
wire [0:0] s_csamul_cska8_and0_3;
wire [0:0] s_csamul_cska8_fa0_3_xor1;
wire [0:0] s_csamul_cska8_fa0_3_or0;
wire [0:0] s_csamul_cska8_and1_3;
wire [0:0] s_csamul_cska8_fa1_3_xor1;
wire [0:0] s_csamul_cska8_fa1_3_or0;
wire [0:0] s_csamul_cska8_and2_3;
wire [0:0] s_csamul_cska8_fa2_3_xor1;
wire [0:0] s_csamul_cska8_fa2_3_or0;
wire [0:0] s_csamul_cska8_and3_3;
wire [0:0] s_csamul_cska8_fa3_3_xor1;
wire [0:0] s_csamul_cska8_fa3_3_or0;
wire [0:0] s_csamul_cska8_and4_3;
wire [0:0] s_csamul_cska8_fa4_3_xor1;
wire [0:0] s_csamul_cska8_fa4_3_or0;
wire [0:0] s_csamul_cska8_and5_3;
wire [0:0] s_csamul_cska8_fa5_3_xor1;
wire [0:0] s_csamul_cska8_fa5_3_or0;
wire [0:0] s_csamul_cska8_and6_3;
wire [0:0] s_csamul_cska8_fa6_3_xor1;
wire [0:0] s_csamul_cska8_fa6_3_or0;
wire [0:0] s_csamul_cska8_nand7_3;
wire [0:0] s_csamul_cska8_ha7_3_xor0;
wire [0:0] s_csamul_cska8_ha7_3_and0;
wire [0:0] s_csamul_cska8_and0_4;
wire [0:0] s_csamul_cska8_fa0_4_xor1;
wire [0:0] s_csamul_cska8_fa0_4_or0;
wire [0:0] s_csamul_cska8_and1_4;
wire [0:0] s_csamul_cska8_fa1_4_xor1;
wire [0:0] s_csamul_cska8_fa1_4_or0;
wire [0:0] s_csamul_cska8_and2_4;
wire [0:0] s_csamul_cska8_fa2_4_xor1;
wire [0:0] s_csamul_cska8_fa2_4_or0;
wire [0:0] s_csamul_cska8_and3_4;
wire [0:0] s_csamul_cska8_fa3_4_xor1;
wire [0:0] s_csamul_cska8_fa3_4_or0;
wire [0:0] s_csamul_cska8_and4_4;
wire [0:0] s_csamul_cska8_fa4_4_xor1;
wire [0:0] s_csamul_cska8_fa4_4_or0;
wire [0:0] s_csamul_cska8_and5_4;
wire [0:0] s_csamul_cska8_fa5_4_xor1;
wire [0:0] s_csamul_cska8_fa5_4_or0;
wire [0:0] s_csamul_cska8_and6_4;
wire [0:0] s_csamul_cska8_fa6_4_xor1;
wire [0:0] s_csamul_cska8_fa6_4_or0;
wire [0:0] s_csamul_cska8_nand7_4;
wire [0:0] s_csamul_cska8_ha7_4_xor0;
wire [0:0] s_csamul_cska8_ha7_4_and0;
wire [0:0] s_csamul_cska8_and0_5;
wire [0:0] s_csamul_cska8_fa0_5_xor1;
wire [0:0] s_csamul_cska8_fa0_5_or0;
wire [0:0] s_csamul_cska8_and1_5;
wire [0:0] s_csamul_cska8_fa1_5_xor1;
wire [0:0] s_csamul_cska8_fa1_5_or0;
wire [0:0] s_csamul_cska8_and2_5;
wire [0:0] s_csamul_cska8_fa2_5_xor1;
wire [0:0] s_csamul_cska8_fa2_5_or0;
wire [0:0] s_csamul_cska8_and3_5;
wire [0:0] s_csamul_cska8_fa3_5_xor1;
wire [0:0] s_csamul_cska8_fa3_5_or0;
wire [0:0] s_csamul_cska8_and4_5;
wire [0:0] s_csamul_cska8_fa4_5_xor1;
wire [0:0] s_csamul_cska8_fa4_5_or0;
wire [0:0] s_csamul_cska8_and5_5;
wire [0:0] s_csamul_cska8_fa5_5_xor1;
wire [0:0] s_csamul_cska8_fa5_5_or0;
wire [0:0] s_csamul_cska8_and6_5;
wire [0:0] s_csamul_cska8_fa6_5_xor1;
wire [0:0] s_csamul_cska8_fa6_5_or0;
wire [0:0] s_csamul_cska8_nand7_5;
wire [0:0] s_csamul_cska8_ha7_5_xor0;
wire [0:0] s_csamul_cska8_ha7_5_and0;
wire [0:0] s_csamul_cska8_and0_6;
wire [0:0] s_csamul_cska8_fa0_6_xor1;
wire [0:0] s_csamul_cska8_fa0_6_or0;
wire [0:0] s_csamul_cska8_and1_6;
wire [0:0] s_csamul_cska8_fa1_6_xor1;
wire [0:0] s_csamul_cska8_fa1_6_or0;
wire [0:0] s_csamul_cska8_and2_6;
wire [0:0] s_csamul_cska8_fa2_6_xor1;
wire [0:0] s_csamul_cska8_fa2_6_or0;
wire [0:0] s_csamul_cska8_and3_6;
wire [0:0] s_csamul_cska8_fa3_6_xor1;
wire [0:0] s_csamul_cska8_fa3_6_or0;
wire [0:0] s_csamul_cska8_and4_6;
wire [0:0] s_csamul_cska8_fa4_6_xor1;
wire [0:0] s_csamul_cska8_fa4_6_or0;
wire [0:0] s_csamul_cska8_and5_6;
wire [0:0] s_csamul_cska8_fa5_6_xor1;
wire [0:0] s_csamul_cska8_fa5_6_or0;
wire [0:0] s_csamul_cska8_and6_6;
wire [0:0] s_csamul_cska8_fa6_6_xor1;
wire [0:0] s_csamul_cska8_fa6_6_or0;
wire [0:0] s_csamul_cska8_nand7_6;
wire [0:0] s_csamul_cska8_ha7_6_xor0;
wire [0:0] s_csamul_cska8_ha7_6_and0;
wire [0:0] s_csamul_cska8_nand0_7;
wire [0:0] s_csamul_cska8_fa0_7_xor1;
wire [0:0] s_csamul_cska8_fa0_7_or0;
wire [0:0] s_csamul_cska8_nand1_7;
wire [0:0] s_csamul_cska8_fa1_7_xor1;
wire [0:0] s_csamul_cska8_fa1_7_or0;
wire [0:0] s_csamul_cska8_nand2_7;
wire [0:0] s_csamul_cska8_fa2_7_xor1;
wire [0:0] s_csamul_cska8_fa2_7_or0;
wire [0:0] s_csamul_cska8_nand3_7;
wire [0:0] s_csamul_cska8_fa3_7_xor1;
wire [0:0] s_csamul_cska8_fa3_7_or0;
wire [0:0] s_csamul_cska8_nand4_7;
wire [0:0] s_csamul_cska8_fa4_7_xor1;
wire [0:0] s_csamul_cska8_fa4_7_or0;
wire [0:0] s_csamul_cska8_nand5_7;
wire [0:0] s_csamul_cska8_fa5_7_xor1;
wire [0:0] s_csamul_cska8_fa5_7_or0;
wire [0:0] s_csamul_cska8_nand6_7;
wire [0:0] s_csamul_cska8_fa6_7_xor1;
wire [0:0] s_csamul_cska8_fa6_7_or0;
wire [0:0] s_csamul_cska8_and7_7;
wire [0:0] s_csamul_cska8_ha7_7_xor0;
wire [0:0] s_csamul_cska8_ha7_7_and0;
wire [7:0] s_csamul_cska8_u_cska8_a;
wire [7:0] s_csamul_cska8_u_cska8_b;
wire [8:0] s_csamul_cska8_u_cska8_out;
and_gate and_gate_s_csamul_cska8_and0_0(.a(a[0]), .b(b[0]), .out(s_csamul_cska8_and0_0));
and_gate and_gate_s_csamul_cska8_and1_0(.a(a[1]), .b(b[0]), .out(s_csamul_cska8_and1_0));
and_gate and_gate_s_csamul_cska8_and2_0(.a(a[2]), .b(b[0]), .out(s_csamul_cska8_and2_0));
and_gate and_gate_s_csamul_cska8_and3_0(.a(a[3]), .b(b[0]), .out(s_csamul_cska8_and3_0));
and_gate and_gate_s_csamul_cska8_and4_0(.a(a[4]), .b(b[0]), .out(s_csamul_cska8_and4_0));
and_gate and_gate_s_csamul_cska8_and5_0(.a(a[5]), .b(b[0]), .out(s_csamul_cska8_and5_0));
and_gate and_gate_s_csamul_cska8_and6_0(.a(a[6]), .b(b[0]), .out(s_csamul_cska8_and6_0));
nand_gate nand_gate_s_csamul_cska8_nand7_0(.a(a[7]), .b(b[0]), .out(s_csamul_cska8_nand7_0));
and_gate and_gate_s_csamul_cska8_and0_1(.a(a[0]), .b(b[1]), .out(s_csamul_cska8_and0_1));
ha ha_s_csamul_cska8_ha0_1_out(.a(s_csamul_cska8_and0_1[0]), .b(s_csamul_cska8_and1_0[0]), .ha_xor0(s_csamul_cska8_ha0_1_xor0), .ha_and0(s_csamul_cska8_ha0_1_and0));
and_gate and_gate_s_csamul_cska8_and1_1(.a(a[1]), .b(b[1]), .out(s_csamul_cska8_and1_1));
ha ha_s_csamul_cska8_ha1_1_out(.a(s_csamul_cska8_and1_1[0]), .b(s_csamul_cska8_and2_0[0]), .ha_xor0(s_csamul_cska8_ha1_1_xor0), .ha_and0(s_csamul_cska8_ha1_1_and0));
and_gate and_gate_s_csamul_cska8_and2_1(.a(a[2]), .b(b[1]), .out(s_csamul_cska8_and2_1));
ha ha_s_csamul_cska8_ha2_1_out(.a(s_csamul_cska8_and2_1[0]), .b(s_csamul_cska8_and3_0[0]), .ha_xor0(s_csamul_cska8_ha2_1_xor0), .ha_and0(s_csamul_cska8_ha2_1_and0));
and_gate and_gate_s_csamul_cska8_and3_1(.a(a[3]), .b(b[1]), .out(s_csamul_cska8_and3_1));
ha ha_s_csamul_cska8_ha3_1_out(.a(s_csamul_cska8_and3_1[0]), .b(s_csamul_cska8_and4_0[0]), .ha_xor0(s_csamul_cska8_ha3_1_xor0), .ha_and0(s_csamul_cska8_ha3_1_and0));
and_gate and_gate_s_csamul_cska8_and4_1(.a(a[4]), .b(b[1]), .out(s_csamul_cska8_and4_1));
ha ha_s_csamul_cska8_ha4_1_out(.a(s_csamul_cska8_and4_1[0]), .b(s_csamul_cska8_and5_0[0]), .ha_xor0(s_csamul_cska8_ha4_1_xor0), .ha_and0(s_csamul_cska8_ha4_1_and0));
and_gate and_gate_s_csamul_cska8_and5_1(.a(a[5]), .b(b[1]), .out(s_csamul_cska8_and5_1));
ha ha_s_csamul_cska8_ha5_1_out(.a(s_csamul_cska8_and5_1[0]), .b(s_csamul_cska8_and6_0[0]), .ha_xor0(s_csamul_cska8_ha5_1_xor0), .ha_and0(s_csamul_cska8_ha5_1_and0));
and_gate and_gate_s_csamul_cska8_and6_1(.a(a[6]), .b(b[1]), .out(s_csamul_cska8_and6_1));
ha ha_s_csamul_cska8_ha6_1_out(.a(s_csamul_cska8_and6_1[0]), .b(s_csamul_cska8_nand7_0[0]), .ha_xor0(s_csamul_cska8_ha6_1_xor0), .ha_and0(s_csamul_cska8_ha6_1_and0));
nand_gate nand_gate_s_csamul_cska8_nand7_1(.a(a[7]), .b(b[1]), .out(s_csamul_cska8_nand7_1));
ha ha_s_csamul_cska8_ha7_1_out(.a(s_csamul_cska8_nand7_1[0]), .b(1'b1), .ha_xor0(s_csamul_cska8_ha7_1_xor0), .ha_and0(s_csamul_cska8_nand7_1));
and_gate and_gate_s_csamul_cska8_and0_2(.a(a[0]), .b(b[2]), .out(s_csamul_cska8_and0_2));
fa fa_s_csamul_cska8_fa0_2_out(.a(s_csamul_cska8_and0_2[0]), .b(s_csamul_cska8_ha1_1_xor0[0]), .cin(s_csamul_cska8_ha0_1_and0[0]), .fa_xor1(s_csamul_cska8_fa0_2_xor1), .fa_or0(s_csamul_cska8_fa0_2_or0));
and_gate and_gate_s_csamul_cska8_and1_2(.a(a[1]), .b(b[2]), .out(s_csamul_cska8_and1_2));
fa fa_s_csamul_cska8_fa1_2_out(.a(s_csamul_cska8_and1_2[0]), .b(s_csamul_cska8_ha2_1_xor0[0]), .cin(s_csamul_cska8_ha1_1_and0[0]), .fa_xor1(s_csamul_cska8_fa1_2_xor1), .fa_or0(s_csamul_cska8_fa1_2_or0));
and_gate and_gate_s_csamul_cska8_and2_2(.a(a[2]), .b(b[2]), .out(s_csamul_cska8_and2_2));
fa fa_s_csamul_cska8_fa2_2_out(.a(s_csamul_cska8_and2_2[0]), .b(s_csamul_cska8_ha3_1_xor0[0]), .cin(s_csamul_cska8_ha2_1_and0[0]), .fa_xor1(s_csamul_cska8_fa2_2_xor1), .fa_or0(s_csamul_cska8_fa2_2_or0));
and_gate and_gate_s_csamul_cska8_and3_2(.a(a[3]), .b(b[2]), .out(s_csamul_cska8_and3_2));
fa fa_s_csamul_cska8_fa3_2_out(.a(s_csamul_cska8_and3_2[0]), .b(s_csamul_cska8_ha4_1_xor0[0]), .cin(s_csamul_cska8_ha3_1_and0[0]), .fa_xor1(s_csamul_cska8_fa3_2_xor1), .fa_or0(s_csamul_cska8_fa3_2_or0));
and_gate and_gate_s_csamul_cska8_and4_2(.a(a[4]), .b(b[2]), .out(s_csamul_cska8_and4_2));
fa fa_s_csamul_cska8_fa4_2_out(.a(s_csamul_cska8_and4_2[0]), .b(s_csamul_cska8_ha5_1_xor0[0]), .cin(s_csamul_cska8_ha4_1_and0[0]), .fa_xor1(s_csamul_cska8_fa4_2_xor1), .fa_or0(s_csamul_cska8_fa4_2_or0));
and_gate and_gate_s_csamul_cska8_and5_2(.a(a[5]), .b(b[2]), .out(s_csamul_cska8_and5_2));
fa fa_s_csamul_cska8_fa5_2_out(.a(s_csamul_cska8_and5_2[0]), .b(s_csamul_cska8_ha6_1_xor0[0]), .cin(s_csamul_cska8_ha5_1_and0[0]), .fa_xor1(s_csamul_cska8_fa5_2_xor1), .fa_or0(s_csamul_cska8_fa5_2_or0));
and_gate and_gate_s_csamul_cska8_and6_2(.a(a[6]), .b(b[2]), .out(s_csamul_cska8_and6_2));
fa fa_s_csamul_cska8_fa6_2_out(.a(s_csamul_cska8_and6_2[0]), .b(s_csamul_cska8_ha7_1_xor0[0]), .cin(s_csamul_cska8_ha6_1_and0[0]), .fa_xor1(s_csamul_cska8_fa6_2_xor1), .fa_or0(s_csamul_cska8_fa6_2_or0));
nand_gate nand_gate_s_csamul_cska8_nand7_2(.a(a[7]), .b(b[2]), .out(s_csamul_cska8_nand7_2));
ha ha_s_csamul_cska8_ha7_2_out(.a(s_csamul_cska8_nand7_2[0]), .b(s_csamul_cska8_nand7_1[0]), .ha_xor0(s_csamul_cska8_ha7_2_xor0), .ha_and0(s_csamul_cska8_ha7_2_and0));
and_gate and_gate_s_csamul_cska8_and0_3(.a(a[0]), .b(b[3]), .out(s_csamul_cska8_and0_3));
fa fa_s_csamul_cska8_fa0_3_out(.a(s_csamul_cska8_and0_3[0]), .b(s_csamul_cska8_fa1_2_xor1[0]), .cin(s_csamul_cska8_fa0_2_or0[0]), .fa_xor1(s_csamul_cska8_fa0_3_xor1), .fa_or0(s_csamul_cska8_fa0_3_or0));
and_gate and_gate_s_csamul_cska8_and1_3(.a(a[1]), .b(b[3]), .out(s_csamul_cska8_and1_3));
fa fa_s_csamul_cska8_fa1_3_out(.a(s_csamul_cska8_and1_3[0]), .b(s_csamul_cska8_fa2_2_xor1[0]), .cin(s_csamul_cska8_fa1_2_or0[0]), .fa_xor1(s_csamul_cska8_fa1_3_xor1), .fa_or0(s_csamul_cska8_fa1_3_or0));
and_gate and_gate_s_csamul_cska8_and2_3(.a(a[2]), .b(b[3]), .out(s_csamul_cska8_and2_3));
fa fa_s_csamul_cska8_fa2_3_out(.a(s_csamul_cska8_and2_3[0]), .b(s_csamul_cska8_fa3_2_xor1[0]), .cin(s_csamul_cska8_fa2_2_or0[0]), .fa_xor1(s_csamul_cska8_fa2_3_xor1), .fa_or0(s_csamul_cska8_fa2_3_or0));
and_gate and_gate_s_csamul_cska8_and3_3(.a(a[3]), .b(b[3]), .out(s_csamul_cska8_and3_3));
fa fa_s_csamul_cska8_fa3_3_out(.a(s_csamul_cska8_and3_3[0]), .b(s_csamul_cska8_fa4_2_xor1[0]), .cin(s_csamul_cska8_fa3_2_or0[0]), .fa_xor1(s_csamul_cska8_fa3_3_xor1), .fa_or0(s_csamul_cska8_fa3_3_or0));
and_gate and_gate_s_csamul_cska8_and4_3(.a(a[4]), .b(b[3]), .out(s_csamul_cska8_and4_3));
fa fa_s_csamul_cska8_fa4_3_out(.a(s_csamul_cska8_and4_3[0]), .b(s_csamul_cska8_fa5_2_xor1[0]), .cin(s_csamul_cska8_fa4_2_or0[0]), .fa_xor1(s_csamul_cska8_fa4_3_xor1), .fa_or0(s_csamul_cska8_fa4_3_or0));
and_gate and_gate_s_csamul_cska8_and5_3(.a(a[5]), .b(b[3]), .out(s_csamul_cska8_and5_3));
fa fa_s_csamul_cska8_fa5_3_out(.a(s_csamul_cska8_and5_3[0]), .b(s_csamul_cska8_fa6_2_xor1[0]), .cin(s_csamul_cska8_fa5_2_or0[0]), .fa_xor1(s_csamul_cska8_fa5_3_xor1), .fa_or0(s_csamul_cska8_fa5_3_or0));
and_gate and_gate_s_csamul_cska8_and6_3(.a(a[6]), .b(b[3]), .out(s_csamul_cska8_and6_3));
fa fa_s_csamul_cska8_fa6_3_out(.a(s_csamul_cska8_and6_3[0]), .b(s_csamul_cska8_ha7_2_xor0[0]), .cin(s_csamul_cska8_fa6_2_or0[0]), .fa_xor1(s_csamul_cska8_fa6_3_xor1), .fa_or0(s_csamul_cska8_fa6_3_or0));
nand_gate nand_gate_s_csamul_cska8_nand7_3(.a(a[7]), .b(b[3]), .out(s_csamul_cska8_nand7_3));
ha ha_s_csamul_cska8_ha7_3_out(.a(s_csamul_cska8_nand7_3[0]), .b(s_csamul_cska8_ha7_2_and0[0]), .ha_xor0(s_csamul_cska8_ha7_3_xor0), .ha_and0(s_csamul_cska8_ha7_3_and0));
and_gate and_gate_s_csamul_cska8_and0_4(.a(a[0]), .b(b[4]), .out(s_csamul_cska8_and0_4));
fa fa_s_csamul_cska8_fa0_4_out(.a(s_csamul_cska8_and0_4[0]), .b(s_csamul_cska8_fa1_3_xor1[0]), .cin(s_csamul_cska8_fa0_3_or0[0]), .fa_xor1(s_csamul_cska8_fa0_4_xor1), .fa_or0(s_csamul_cska8_fa0_4_or0));
and_gate and_gate_s_csamul_cska8_and1_4(.a(a[1]), .b(b[4]), .out(s_csamul_cska8_and1_4));
fa fa_s_csamul_cska8_fa1_4_out(.a(s_csamul_cska8_and1_4[0]), .b(s_csamul_cska8_fa2_3_xor1[0]), .cin(s_csamul_cska8_fa1_3_or0[0]), .fa_xor1(s_csamul_cska8_fa1_4_xor1), .fa_or0(s_csamul_cska8_fa1_4_or0));
and_gate and_gate_s_csamul_cska8_and2_4(.a(a[2]), .b(b[4]), .out(s_csamul_cska8_and2_4));
fa fa_s_csamul_cska8_fa2_4_out(.a(s_csamul_cska8_and2_4[0]), .b(s_csamul_cska8_fa3_3_xor1[0]), .cin(s_csamul_cska8_fa2_3_or0[0]), .fa_xor1(s_csamul_cska8_fa2_4_xor1), .fa_or0(s_csamul_cska8_fa2_4_or0));
and_gate and_gate_s_csamul_cska8_and3_4(.a(a[3]), .b(b[4]), .out(s_csamul_cska8_and3_4));
fa fa_s_csamul_cska8_fa3_4_out(.a(s_csamul_cska8_and3_4[0]), .b(s_csamul_cska8_fa4_3_xor1[0]), .cin(s_csamul_cska8_fa3_3_or0[0]), .fa_xor1(s_csamul_cska8_fa3_4_xor1), .fa_or0(s_csamul_cska8_fa3_4_or0));
and_gate and_gate_s_csamul_cska8_and4_4(.a(a[4]), .b(b[4]), .out(s_csamul_cska8_and4_4));
fa fa_s_csamul_cska8_fa4_4_out(.a(s_csamul_cska8_and4_4[0]), .b(s_csamul_cska8_fa5_3_xor1[0]), .cin(s_csamul_cska8_fa4_3_or0[0]), .fa_xor1(s_csamul_cska8_fa4_4_xor1), .fa_or0(s_csamul_cska8_fa4_4_or0));
and_gate and_gate_s_csamul_cska8_and5_4(.a(a[5]), .b(b[4]), .out(s_csamul_cska8_and5_4));
fa fa_s_csamul_cska8_fa5_4_out(.a(s_csamul_cska8_and5_4[0]), .b(s_csamul_cska8_fa6_3_xor1[0]), .cin(s_csamul_cska8_fa5_3_or0[0]), .fa_xor1(s_csamul_cska8_fa5_4_xor1), .fa_or0(s_csamul_cska8_fa5_4_or0));
and_gate and_gate_s_csamul_cska8_and6_4(.a(a[6]), .b(b[4]), .out(s_csamul_cska8_and6_4));
fa fa_s_csamul_cska8_fa6_4_out(.a(s_csamul_cska8_and6_4[0]), .b(s_csamul_cska8_ha7_3_xor0[0]), .cin(s_csamul_cska8_fa6_3_or0[0]), .fa_xor1(s_csamul_cska8_fa6_4_xor1), .fa_or0(s_csamul_cska8_fa6_4_or0));
nand_gate nand_gate_s_csamul_cska8_nand7_4(.a(a[7]), .b(b[4]), .out(s_csamul_cska8_nand7_4));
ha ha_s_csamul_cska8_ha7_4_out(.a(s_csamul_cska8_nand7_4[0]), .b(s_csamul_cska8_ha7_3_and0[0]), .ha_xor0(s_csamul_cska8_ha7_4_xor0), .ha_and0(s_csamul_cska8_ha7_4_and0));
and_gate and_gate_s_csamul_cska8_and0_5(.a(a[0]), .b(b[5]), .out(s_csamul_cska8_and0_5));
fa fa_s_csamul_cska8_fa0_5_out(.a(s_csamul_cska8_and0_5[0]), .b(s_csamul_cska8_fa1_4_xor1[0]), .cin(s_csamul_cska8_fa0_4_or0[0]), .fa_xor1(s_csamul_cska8_fa0_5_xor1), .fa_or0(s_csamul_cska8_fa0_5_or0));
and_gate and_gate_s_csamul_cska8_and1_5(.a(a[1]), .b(b[5]), .out(s_csamul_cska8_and1_5));
fa fa_s_csamul_cska8_fa1_5_out(.a(s_csamul_cska8_and1_5[0]), .b(s_csamul_cska8_fa2_4_xor1[0]), .cin(s_csamul_cska8_fa1_4_or0[0]), .fa_xor1(s_csamul_cska8_fa1_5_xor1), .fa_or0(s_csamul_cska8_fa1_5_or0));
and_gate and_gate_s_csamul_cska8_and2_5(.a(a[2]), .b(b[5]), .out(s_csamul_cska8_and2_5));
fa fa_s_csamul_cska8_fa2_5_out(.a(s_csamul_cska8_and2_5[0]), .b(s_csamul_cska8_fa3_4_xor1[0]), .cin(s_csamul_cska8_fa2_4_or0[0]), .fa_xor1(s_csamul_cska8_fa2_5_xor1), .fa_or0(s_csamul_cska8_fa2_5_or0));
and_gate and_gate_s_csamul_cska8_and3_5(.a(a[3]), .b(b[5]), .out(s_csamul_cska8_and3_5));
fa fa_s_csamul_cska8_fa3_5_out(.a(s_csamul_cska8_and3_5[0]), .b(s_csamul_cska8_fa4_4_xor1[0]), .cin(s_csamul_cska8_fa3_4_or0[0]), .fa_xor1(s_csamul_cska8_fa3_5_xor1), .fa_or0(s_csamul_cska8_fa3_5_or0));
and_gate and_gate_s_csamul_cska8_and4_5(.a(a[4]), .b(b[5]), .out(s_csamul_cska8_and4_5));
fa fa_s_csamul_cska8_fa4_5_out(.a(s_csamul_cska8_and4_5[0]), .b(s_csamul_cska8_fa5_4_xor1[0]), .cin(s_csamul_cska8_fa4_4_or0[0]), .fa_xor1(s_csamul_cska8_fa4_5_xor1), .fa_or0(s_csamul_cska8_fa4_5_or0));
and_gate and_gate_s_csamul_cska8_and5_5(.a(a[5]), .b(b[5]), .out(s_csamul_cska8_and5_5));
fa fa_s_csamul_cska8_fa5_5_out(.a(s_csamul_cska8_and5_5[0]), .b(s_csamul_cska8_fa6_4_xor1[0]), .cin(s_csamul_cska8_fa5_4_or0[0]), .fa_xor1(s_csamul_cska8_fa5_5_xor1), .fa_or0(s_csamul_cska8_fa5_5_or0));
and_gate and_gate_s_csamul_cska8_and6_5(.a(a[6]), .b(b[5]), .out(s_csamul_cska8_and6_5));
fa fa_s_csamul_cska8_fa6_5_out(.a(s_csamul_cska8_and6_5[0]), .b(s_csamul_cska8_ha7_4_xor0[0]), .cin(s_csamul_cska8_fa6_4_or0[0]), .fa_xor1(s_csamul_cska8_fa6_5_xor1), .fa_or0(s_csamul_cska8_fa6_5_or0));
nand_gate nand_gate_s_csamul_cska8_nand7_5(.a(a[7]), .b(b[5]), .out(s_csamul_cska8_nand7_5));
ha ha_s_csamul_cska8_ha7_5_out(.a(s_csamul_cska8_nand7_5[0]), .b(s_csamul_cska8_ha7_4_and0[0]), .ha_xor0(s_csamul_cska8_ha7_5_xor0), .ha_and0(s_csamul_cska8_ha7_5_and0));
and_gate and_gate_s_csamul_cska8_and0_6(.a(a[0]), .b(b[6]), .out(s_csamul_cska8_and0_6));
fa fa_s_csamul_cska8_fa0_6_out(.a(s_csamul_cska8_and0_6[0]), .b(s_csamul_cska8_fa1_5_xor1[0]), .cin(s_csamul_cska8_fa0_5_or0[0]), .fa_xor1(s_csamul_cska8_fa0_6_xor1), .fa_or0(s_csamul_cska8_fa0_6_or0));
and_gate and_gate_s_csamul_cska8_and1_6(.a(a[1]), .b(b[6]), .out(s_csamul_cska8_and1_6));
fa fa_s_csamul_cska8_fa1_6_out(.a(s_csamul_cska8_and1_6[0]), .b(s_csamul_cska8_fa2_5_xor1[0]), .cin(s_csamul_cska8_fa1_5_or0[0]), .fa_xor1(s_csamul_cska8_fa1_6_xor1), .fa_or0(s_csamul_cska8_fa1_6_or0));
and_gate and_gate_s_csamul_cska8_and2_6(.a(a[2]), .b(b[6]), .out(s_csamul_cska8_and2_6));
fa fa_s_csamul_cska8_fa2_6_out(.a(s_csamul_cska8_and2_6[0]), .b(s_csamul_cska8_fa3_5_xor1[0]), .cin(s_csamul_cska8_fa2_5_or0[0]), .fa_xor1(s_csamul_cska8_fa2_6_xor1), .fa_or0(s_csamul_cska8_fa2_6_or0));
and_gate and_gate_s_csamul_cska8_and3_6(.a(a[3]), .b(b[6]), .out(s_csamul_cska8_and3_6));
fa fa_s_csamul_cska8_fa3_6_out(.a(s_csamul_cska8_and3_6[0]), .b(s_csamul_cska8_fa4_5_xor1[0]), .cin(s_csamul_cska8_fa3_5_or0[0]), .fa_xor1(s_csamul_cska8_fa3_6_xor1), .fa_or0(s_csamul_cska8_fa3_6_or0));
and_gate and_gate_s_csamul_cska8_and4_6(.a(a[4]), .b(b[6]), .out(s_csamul_cska8_and4_6));
fa fa_s_csamul_cska8_fa4_6_out(.a(s_csamul_cska8_and4_6[0]), .b(s_csamul_cska8_fa5_5_xor1[0]), .cin(s_csamul_cska8_fa4_5_or0[0]), .fa_xor1(s_csamul_cska8_fa4_6_xor1), .fa_or0(s_csamul_cska8_fa4_6_or0));
and_gate and_gate_s_csamul_cska8_and5_6(.a(a[5]), .b(b[6]), .out(s_csamul_cska8_and5_6));
fa fa_s_csamul_cska8_fa5_6_out(.a(s_csamul_cska8_and5_6[0]), .b(s_csamul_cska8_fa6_5_xor1[0]), .cin(s_csamul_cska8_fa5_5_or0[0]), .fa_xor1(s_csamul_cska8_fa5_6_xor1), .fa_or0(s_csamul_cska8_fa5_6_or0));
and_gate and_gate_s_csamul_cska8_and6_6(.a(a[6]), .b(b[6]), .out(s_csamul_cska8_and6_6));
fa fa_s_csamul_cska8_fa6_6_out(.a(s_csamul_cska8_and6_6[0]), .b(s_csamul_cska8_ha7_5_xor0[0]), .cin(s_csamul_cska8_fa6_5_or0[0]), .fa_xor1(s_csamul_cska8_fa6_6_xor1), .fa_or0(s_csamul_cska8_fa6_6_or0));
nand_gate nand_gate_s_csamul_cska8_nand7_6(.a(a[7]), .b(b[6]), .out(s_csamul_cska8_nand7_6));
ha ha_s_csamul_cska8_ha7_6_out(.a(s_csamul_cska8_nand7_6[0]), .b(s_csamul_cska8_ha7_5_and0[0]), .ha_xor0(s_csamul_cska8_ha7_6_xor0), .ha_and0(s_csamul_cska8_ha7_6_and0));
nand_gate nand_gate_s_csamul_cska8_nand0_7(.a(a[0]), .b(b[7]), .out(s_csamul_cska8_nand0_7));
fa fa_s_csamul_cska8_fa0_7_out(.a(s_csamul_cska8_nand0_7[0]), .b(s_csamul_cska8_fa1_6_xor1[0]), .cin(s_csamul_cska8_fa0_6_or0[0]), .fa_xor1(s_csamul_cska8_fa0_7_xor1), .fa_or0(s_csamul_cska8_fa0_7_or0));
nand_gate nand_gate_s_csamul_cska8_nand1_7(.a(a[1]), .b(b[7]), .out(s_csamul_cska8_nand1_7));
fa fa_s_csamul_cska8_fa1_7_out(.a(s_csamul_cska8_nand1_7[0]), .b(s_csamul_cska8_fa2_6_xor1[0]), .cin(s_csamul_cska8_fa1_6_or0[0]), .fa_xor1(s_csamul_cska8_fa1_7_xor1), .fa_or0(s_csamul_cska8_fa1_7_or0));
nand_gate nand_gate_s_csamul_cska8_nand2_7(.a(a[2]), .b(b[7]), .out(s_csamul_cska8_nand2_7));
fa fa_s_csamul_cska8_fa2_7_out(.a(s_csamul_cska8_nand2_7[0]), .b(s_csamul_cska8_fa3_6_xor1[0]), .cin(s_csamul_cska8_fa2_6_or0[0]), .fa_xor1(s_csamul_cska8_fa2_7_xor1), .fa_or0(s_csamul_cska8_fa2_7_or0));
nand_gate nand_gate_s_csamul_cska8_nand3_7(.a(a[3]), .b(b[7]), .out(s_csamul_cska8_nand3_7));
fa fa_s_csamul_cska8_fa3_7_out(.a(s_csamul_cska8_nand3_7[0]), .b(s_csamul_cska8_fa4_6_xor1[0]), .cin(s_csamul_cska8_fa3_6_or0[0]), .fa_xor1(s_csamul_cska8_fa3_7_xor1), .fa_or0(s_csamul_cska8_fa3_7_or0));
nand_gate nand_gate_s_csamul_cska8_nand4_7(.a(a[4]), .b(b[7]), .out(s_csamul_cska8_nand4_7));
fa fa_s_csamul_cska8_fa4_7_out(.a(s_csamul_cska8_nand4_7[0]), .b(s_csamul_cska8_fa5_6_xor1[0]), .cin(s_csamul_cska8_fa4_6_or0[0]), .fa_xor1(s_csamul_cska8_fa4_7_xor1), .fa_or0(s_csamul_cska8_fa4_7_or0));
nand_gate nand_gate_s_csamul_cska8_nand5_7(.a(a[5]), .b(b[7]), .out(s_csamul_cska8_nand5_7));
fa fa_s_csamul_cska8_fa5_7_out(.a(s_csamul_cska8_nand5_7[0]), .b(s_csamul_cska8_fa6_6_xor1[0]), .cin(s_csamul_cska8_fa5_6_or0[0]), .fa_xor1(s_csamul_cska8_fa5_7_xor1), .fa_or0(s_csamul_cska8_fa5_7_or0));
nand_gate nand_gate_s_csamul_cska8_nand6_7(.a(a[6]), .b(b[7]), .out(s_csamul_cska8_nand6_7));
fa fa_s_csamul_cska8_fa6_7_out(.a(s_csamul_cska8_nand6_7[0]), .b(s_csamul_cska8_ha7_6_xor0[0]), .cin(s_csamul_cska8_fa6_6_or0[0]), .fa_xor1(s_csamul_cska8_fa6_7_xor1), .fa_or0(s_csamul_cska8_fa6_7_or0));
and_gate and_gate_s_csamul_cska8_and7_7(.a(a[7]), .b(b[7]), .out(s_csamul_cska8_and7_7));
ha ha_s_csamul_cska8_ha7_7_out(.a(s_csamul_cska8_and7_7[0]), .b(s_csamul_cska8_ha7_6_and0[0]), .ha_xor0(s_csamul_cska8_ha7_7_xor0), .ha_and0(s_csamul_cska8_ha7_7_and0));
assign s_csamul_cska8_u_cska8_a[0] = s_csamul_cska8_fa1_7_xor1[0];
assign s_csamul_cska8_u_cska8_a[1] = s_csamul_cska8_fa2_7_xor1[0];
assign s_csamul_cska8_u_cska8_a[2] = s_csamul_cska8_fa3_7_xor1[0];
assign s_csamul_cska8_u_cska8_a[3] = s_csamul_cska8_fa4_7_xor1[0];
assign s_csamul_cska8_u_cska8_a[4] = s_csamul_cska8_fa5_7_xor1[0];
assign s_csamul_cska8_u_cska8_a[5] = s_csamul_cska8_fa6_7_xor1[0];
assign s_csamul_cska8_u_cska8_a[6] = s_csamul_cska8_ha7_7_xor0[0];
assign s_csamul_cska8_u_cska8_a[7] = 1'b1;
assign s_csamul_cska8_u_cska8_b[0] = s_csamul_cska8_fa0_7_or0[0];
assign s_csamul_cska8_u_cska8_b[1] = s_csamul_cska8_fa1_7_or0[0];
assign s_csamul_cska8_u_cska8_b[2] = s_csamul_cska8_fa2_7_or0[0];
assign s_csamul_cska8_u_cska8_b[3] = s_csamul_cska8_fa3_7_or0[0];
assign s_csamul_cska8_u_cska8_b[4] = s_csamul_cska8_fa4_7_or0[0];
assign s_csamul_cska8_u_cska8_b[5] = s_csamul_cska8_fa5_7_or0[0];
assign s_csamul_cska8_u_cska8_b[6] = s_csamul_cska8_fa6_7_or0[0];
assign s_csamul_cska8_u_cska8_b[7] = s_csamul_cska8_ha7_7_and0[0];
u_cska8 u_cska8_s_csamul_cska8_u_cska8_out(.a(s_csamul_cska8_u_cska8_a), .b(s_csamul_cska8_u_cska8_b), .u_cska8_out(s_csamul_cska8_u_cska8_out));
assign s_csamul_cska8_out[0] = s_csamul_cska8_and0_0[0];
assign s_csamul_cska8_out[1] = s_csamul_cska8_ha0_1_xor0[0];
assign s_csamul_cska8_out[2] = s_csamul_cska8_fa0_2_xor1[0];
assign s_csamul_cska8_out[3] = s_csamul_cska8_fa0_3_xor1[0];
assign s_csamul_cska8_out[4] = s_csamul_cska8_fa0_4_xor1[0];
assign s_csamul_cska8_out[5] = s_csamul_cska8_fa0_5_xor1[0];
assign s_csamul_cska8_out[6] = s_csamul_cska8_fa0_6_xor1[0];
assign s_csamul_cska8_out[7] = s_csamul_cska8_fa0_7_xor1[0];
assign s_csamul_cska8_out[8] = s_csamul_cska8_u_cska8_out[0];
assign s_csamul_cska8_out[9] = s_csamul_cska8_u_cska8_out[1];
assign s_csamul_cska8_out[10] = s_csamul_cska8_u_cska8_out[2];
assign s_csamul_cska8_out[11] = s_csamul_cska8_u_cska8_out[3];
assign s_csamul_cska8_out[12] = s_csamul_cska8_u_cska8_out[4];
assign s_csamul_cska8_out[13] = s_csamul_cska8_u_cska8_out[5];
assign s_csamul_cska8_out[14] = s_csamul_cska8_u_cska8_out[6];
assign s_csamul_cska8_out[15] = s_csamul_cska8_u_cska8_out[7];
endmodule