3 lines
85 B
Verilog
3 lines
85 B
Verilog
module nor_gate(input _a, input _b, output _y0);
|
|
assign _y0 = ~(_a | _b);
|
|
endmodule |