3 lines
76 B
Verilog
3 lines
76 B
Verilog
module not_gate(input a, output not_gate);
|
|
assign not_gate = ~a;
|
|
endmodule |