honzastor d86ddcac09 Implemented unsigned dadda multiplier circuit. Updated generation of export formats. TBD: Proper testing, modification of dadda with cla adder, write shell script for Verilog and Blif equivalence check.

2021-03-15 01:08:47 +01:00

..

s_arr_mul1.chr

Implemented unsigned dadda multiplier circuit. Updated generation of export formats. TBD: Proper testing, modification of dadda with cla adder, write shell script for Verilog and Blif equivalence check.

2021-03-15 01:08:47 +01:00

s_arr_mul3.chr

Implemented unsigned dadda multiplier circuit. Updated generation of export formats. TBD: Proper testing, modification of dadda with cla adder, write shell script for Verilog and Blif equivalence check.

2021-03-15 01:08:47 +01:00

s_arr_mul5.chr

Implemented unsigned dadda multiplier circuit. Updated generation of export formats. TBD: Proper testing, modification of dadda with cla adder, write shell script for Verilog and Blif equivalence check.

2021-03-15 01:08:47 +01:00

s_arr_mul8.chr

Implemented unsigned dadda multiplier circuit. Updated generation of export formats. TBD: Proper testing, modification of dadda with cla adder, write shell script for Verilog and Blif equivalence check.

2021-03-15 01:08:47 +01:00

s_arr_mul20.chr

Implemented unsigned dadda multiplier circuit. Updated generation of export formats. TBD: Proper testing, modification of dadda with cla adder, write shell script for Verilog and Blif equivalence check.

2021-03-15 01:08:47 +01:00

u_arr_mul1.chr

Implemented unsigned dadda multiplier circuit. Updated generation of export formats. TBD: Proper testing, modification of dadda with cla adder, write shell script for Verilog and Blif equivalence check.

2021-03-15 01:08:47 +01:00

u_arr_mul3.chr

Implemented unsigned dadda multiplier circuit. Updated generation of export formats. TBD: Proper testing, modification of dadda with cla adder, write shell script for Verilog and Blif equivalence check.

2021-03-15 01:08:47 +01:00

u_arr_mul5.chr

Implemented unsigned dadda multiplier circuit. Updated generation of export formats. TBD: Proper testing, modification of dadda with cla adder, write shell script for Verilog and Blif equivalence check.

2021-03-15 01:08:47 +01:00

u_arr_mul8.chr

Implemented unsigned dadda multiplier circuit. Updated generation of export formats. TBD: Proper testing, modification of dadda with cla adder, write shell script for Verilog and Blif equivalence check.

2021-03-15 01:08:47 +01:00

u_dadda_mul2.chr

Implemented unsigned dadda multiplier circuit. Updated generation of export formats. TBD: Proper testing, modification of dadda with cla adder, write shell script for Verilog and Blif equivalence check.

2021-03-15 01:08:47 +01:00

u_dadda_mul4.chr

Implemented unsigned dadda multiplier circuit. Updated generation of export formats. TBD: Proper testing, modification of dadda with cla adder, write shell script for Verilog and Blif equivalence check.

2021-03-15 01:08:47 +01:00

u_dadda_mul6.chr

Implemented unsigned dadda multiplier circuit. Updated generation of export formats. TBD: Proper testing, modification of dadda with cla adder, write shell script for Verilog and Blif equivalence check.

2021-03-15 01:08:47 +01:00

u_dadda_mul8.chr

Implemented unsigned dadda multiplier circuit. Updated generation of export formats. TBD: Proper testing, modification of dadda with cla adder, write shell script for Verilog and Blif equivalence check.

2021-03-15 01:08:47 +01:00