
* #10 CGP Circuits as inputs (#11) * CGP Circuits as inputs * #10 support of signed output in general circuit * input as output works * output connected to input (c) * automated verilog testing * output rename * Implemented CSA and Wallace tree multiplier composing of CSAs. Also did some code cleanup. * Typos fix and code cleanup. * Added new (approximate) multiplier architectures and did some minor changes regarding sign extension for c output formats. * Updated automated testing scripts. * Small bugfix in python code generation (I initially thought this line is useless). * Updated generated circuits folder. Co-authored-by: Vojta Mrazek <mrazek@fit.vutbr.cz>
1 line
880 B
Plaintext
1 line
880 B
Plaintext
{8,8,1,67,2,1,0}([10]5,6,5)([11]4,7,2)([12]10,11,4)([13]10,11,2)([14]5,7,5)([15]13,13,1)([16]15,14,4)([17]15,14,2)([18]13,17,3)([19]4,6,2)([20]3,7,2)([21]19,20,4)([22]19,20,2)([23]3,8,2)([24]2,9,5)([25]22,23,4)([26]22,23,2)([27]25,24,4)([28]25,24,2)([29]26,28,3)([30]4,8,2)([31]3,9,5)([32]29,30,4)([33]29,30,2)([34]32,31,4)([35]32,31,2)([36]33,35,3)([37]5,8,5)([38]36,18,4)([39]36,18,2)([40]38,37,4)([41]38,37,2)([42]39,41,3)([43]2,6,2)([44]3,6,2)([45]2,8,2)([46]4,9,5)([47]2,7,2)([48]5,9,2)([49]44,47,4)([50]44,47,2)([51]45,21,4)([52]45,21,2)([53]51,50,4)([54]51,50,2)([55]52,54,3)([56]12,27,4)([57]12,27,2)([58]56,55,4)([59]56,55,2)([60]57,59,3)([61]16,34,4)([62]16,34,2)([63]61,60,4)([64]61,60,2)([65]62,64,3)([66]46,40,4)([67]46,40,2)([68]66,65,4)([69]66,65,2)([70]67,69,3)([71]42,48,4)([72]42,48,2)([73]71,70,4)([74]71,70,2)([75]72,74,3)([76]75,75,1)(43,49,53,58,63,68,73,76) |