56c86c13ca
* #10 CGP Circuits as inputs (#11) * CGP Circuits as inputs * #10 support of signed output in general circuit * input as output works * output connected to input (c) * automated verilog testing * output rename * Implemented CSA and Wallace tree multiplier composing of CSAs. Also did some code cleanup. * Typos fix and code cleanup. * Added new (approximate) multiplier architectures and did some minor changes regarding sign extension for c output formats. * Updated automated testing scripts. * Small bugfix in python code generation (I initially thought this line is useless). * Updated generated circuits folder. Co-authored-by: Vojta Mrazek <mrazek@fit.vutbr.cz>
1 line
880 B
Plaintext
1 line
880 B
Plaintext
{8,8,1,67,2,1,0}([10]2,6,2)([11]3,6,2)([12]4,6,2)([13]5,6,5)([14]2,7,2)([15]3,7,2)([16]4,7,2)([17]5,7,5)([18]2,8,2)([19]3,8,2)([20]4,8,2)([21]5,8,5)([22]2,9,5)([23]3,9,5)([24]4,9,5)([25]5,9,2)([26]11,14,4)([27]11,14,2)([28]12,15,4)([29]12,15,2)([30]28,18,4)([31]28,18,2)([32]29,31,3)([33]13,16,4)([34]13,16,2)([35]33,19,4)([36]33,19,2)([37]34,36,3)([38]17,17,1)([39]38,20,4)([40]38,20,2)([41]17,40,3)([42]30,27,4)([43]30,27,2)([44]35,32,4)([45]35,32,2)([46]44,22,4)([47]44,22,2)([48]45,47,3)([49]39,37,4)([50]39,37,2)([51]49,23,4)([52]49,23,2)([53]50,52,3)([54]21,41,4)([55]21,41,2)([56]54,24,4)([57]54,24,2)([58]55,57,3)([59]46,43,4)([60]46,43,2)([61]51,48,4)([62]51,48,2)([63]61,60,4)([64]61,60,2)([65]62,64,3)([66]56,53,4)([67]56,53,2)([68]66,65,4)([69]66,65,2)([70]67,69,3)([71]25,58,4)([72]25,58,2)([73]71,70,4)([74]71,70,2)([75]72,74,3)([76]75,75,1)(10,26,42,59,63,68,73,76) |