
* #10 CGP Circuits as inputs (#11) * CGP Circuits as inputs * #10 support of signed output in general circuit * input as output works * output connected to input (c) * automated verilog testing * output rename * Implemented CSA and Wallace tree multiplier composing of CSAs. Also did some code cleanup. * Typos fix and code cleanup. * Added new (approximate) multiplier architectures and did some minor changes regarding sign extension for c output formats. * Updated automated testing scripts. * Small bugfix in python code generation (I initially thought this line is useless). * Updated generated circuits folder. Co-authored-by: Vojta Mrazek <mrazek@fit.vutbr.cz>
327 lines
18 KiB
C
327 lines
18 KiB
C
#include <stdio.h>
|
|
#include <stdint.h>
|
|
|
|
int64_t s_cla12(int64_t a, int64_t b){
|
|
int64_t s_cla12_out = 0;
|
|
uint8_t s_cla12_pg_logic0_or0 = 0;
|
|
uint8_t s_cla12_pg_logic0_and0 = 0;
|
|
uint8_t s_cla12_pg_logic0_xor0 = 0;
|
|
uint8_t s_cla12_pg_logic1_or0 = 0;
|
|
uint8_t s_cla12_pg_logic1_and0 = 0;
|
|
uint8_t s_cla12_pg_logic1_xor0 = 0;
|
|
uint8_t s_cla12_xor1 = 0;
|
|
uint8_t s_cla12_and0 = 0;
|
|
uint8_t s_cla12_or0 = 0;
|
|
uint8_t s_cla12_pg_logic2_or0 = 0;
|
|
uint8_t s_cla12_pg_logic2_and0 = 0;
|
|
uint8_t s_cla12_pg_logic2_xor0 = 0;
|
|
uint8_t s_cla12_xor2 = 0;
|
|
uint8_t s_cla12_and1 = 0;
|
|
uint8_t s_cla12_and2 = 0;
|
|
uint8_t s_cla12_and3 = 0;
|
|
uint8_t s_cla12_and4 = 0;
|
|
uint8_t s_cla12_or1 = 0;
|
|
uint8_t s_cla12_or2 = 0;
|
|
uint8_t s_cla12_pg_logic3_or0 = 0;
|
|
uint8_t s_cla12_pg_logic3_and0 = 0;
|
|
uint8_t s_cla12_pg_logic3_xor0 = 0;
|
|
uint8_t s_cla12_xor3 = 0;
|
|
uint8_t s_cla12_and5 = 0;
|
|
uint8_t s_cla12_and6 = 0;
|
|
uint8_t s_cla12_and7 = 0;
|
|
uint8_t s_cla12_and8 = 0;
|
|
uint8_t s_cla12_and9 = 0;
|
|
uint8_t s_cla12_and10 = 0;
|
|
uint8_t s_cla12_and11 = 0;
|
|
uint8_t s_cla12_or3 = 0;
|
|
uint8_t s_cla12_or4 = 0;
|
|
uint8_t s_cla12_or5 = 0;
|
|
uint8_t s_cla12_pg_logic4_or0 = 0;
|
|
uint8_t s_cla12_pg_logic4_and0 = 0;
|
|
uint8_t s_cla12_pg_logic4_xor0 = 0;
|
|
uint8_t s_cla12_xor4 = 0;
|
|
uint8_t s_cla12_and12 = 0;
|
|
uint8_t s_cla12_or6 = 0;
|
|
uint8_t s_cla12_pg_logic5_or0 = 0;
|
|
uint8_t s_cla12_pg_logic5_and0 = 0;
|
|
uint8_t s_cla12_pg_logic5_xor0 = 0;
|
|
uint8_t s_cla12_xor5 = 0;
|
|
uint8_t s_cla12_and13 = 0;
|
|
uint8_t s_cla12_and14 = 0;
|
|
uint8_t s_cla12_and15 = 0;
|
|
uint8_t s_cla12_or7 = 0;
|
|
uint8_t s_cla12_or8 = 0;
|
|
uint8_t s_cla12_pg_logic6_or0 = 0;
|
|
uint8_t s_cla12_pg_logic6_and0 = 0;
|
|
uint8_t s_cla12_pg_logic6_xor0 = 0;
|
|
uint8_t s_cla12_xor6 = 0;
|
|
uint8_t s_cla12_and16 = 0;
|
|
uint8_t s_cla12_and17 = 0;
|
|
uint8_t s_cla12_and18 = 0;
|
|
uint8_t s_cla12_and19 = 0;
|
|
uint8_t s_cla12_and20 = 0;
|
|
uint8_t s_cla12_and21 = 0;
|
|
uint8_t s_cla12_or9 = 0;
|
|
uint8_t s_cla12_or10 = 0;
|
|
uint8_t s_cla12_or11 = 0;
|
|
uint8_t s_cla12_pg_logic7_or0 = 0;
|
|
uint8_t s_cla12_pg_logic7_and0 = 0;
|
|
uint8_t s_cla12_pg_logic7_xor0 = 0;
|
|
uint8_t s_cla12_xor7 = 0;
|
|
uint8_t s_cla12_and22 = 0;
|
|
uint8_t s_cla12_and23 = 0;
|
|
uint8_t s_cla12_and24 = 0;
|
|
uint8_t s_cla12_and25 = 0;
|
|
uint8_t s_cla12_and26 = 0;
|
|
uint8_t s_cla12_and27 = 0;
|
|
uint8_t s_cla12_and28 = 0;
|
|
uint8_t s_cla12_and29 = 0;
|
|
uint8_t s_cla12_and30 = 0;
|
|
uint8_t s_cla12_and31 = 0;
|
|
uint8_t s_cla12_or12 = 0;
|
|
uint8_t s_cla12_or13 = 0;
|
|
uint8_t s_cla12_or14 = 0;
|
|
uint8_t s_cla12_or15 = 0;
|
|
uint8_t s_cla12_pg_logic8_or0 = 0;
|
|
uint8_t s_cla12_pg_logic8_and0 = 0;
|
|
uint8_t s_cla12_pg_logic8_xor0 = 0;
|
|
uint8_t s_cla12_xor8 = 0;
|
|
uint8_t s_cla12_and32 = 0;
|
|
uint8_t s_cla12_or16 = 0;
|
|
uint8_t s_cla12_pg_logic9_or0 = 0;
|
|
uint8_t s_cla12_pg_logic9_and0 = 0;
|
|
uint8_t s_cla12_pg_logic9_xor0 = 0;
|
|
uint8_t s_cla12_xor9 = 0;
|
|
uint8_t s_cla12_and33 = 0;
|
|
uint8_t s_cla12_and34 = 0;
|
|
uint8_t s_cla12_and35 = 0;
|
|
uint8_t s_cla12_or17 = 0;
|
|
uint8_t s_cla12_or18 = 0;
|
|
uint8_t s_cla12_pg_logic10_or0 = 0;
|
|
uint8_t s_cla12_pg_logic10_and0 = 0;
|
|
uint8_t s_cla12_pg_logic10_xor0 = 0;
|
|
uint8_t s_cla12_xor10 = 0;
|
|
uint8_t s_cla12_and36 = 0;
|
|
uint8_t s_cla12_and37 = 0;
|
|
uint8_t s_cla12_and38 = 0;
|
|
uint8_t s_cla12_and39 = 0;
|
|
uint8_t s_cla12_and40 = 0;
|
|
uint8_t s_cla12_and41 = 0;
|
|
uint8_t s_cla12_or19 = 0;
|
|
uint8_t s_cla12_or20 = 0;
|
|
uint8_t s_cla12_or21 = 0;
|
|
uint8_t s_cla12_pg_logic11_or0 = 0;
|
|
uint8_t s_cla12_pg_logic11_and0 = 0;
|
|
uint8_t s_cla12_pg_logic11_xor0 = 0;
|
|
uint8_t s_cla12_xor11 = 0;
|
|
uint8_t s_cla12_and42 = 0;
|
|
uint8_t s_cla12_and43 = 0;
|
|
uint8_t s_cla12_and44 = 0;
|
|
uint8_t s_cla12_and45 = 0;
|
|
uint8_t s_cla12_and46 = 0;
|
|
uint8_t s_cla12_and47 = 0;
|
|
uint8_t s_cla12_and48 = 0;
|
|
uint8_t s_cla12_and49 = 0;
|
|
uint8_t s_cla12_and50 = 0;
|
|
uint8_t s_cla12_and51 = 0;
|
|
uint8_t s_cla12_or22 = 0;
|
|
uint8_t s_cla12_or23 = 0;
|
|
uint8_t s_cla12_or24 = 0;
|
|
uint8_t s_cla12_or25 = 0;
|
|
uint8_t s_cla12_xor12 = 0;
|
|
uint8_t s_cla12_xor13 = 0;
|
|
|
|
s_cla12_pg_logic0_or0 = ((a >> 0) & 0x01) | ((b >> 0) & 0x01);
|
|
s_cla12_pg_logic0_and0 = ((a >> 0) & 0x01) & ((b >> 0) & 0x01);
|
|
s_cla12_pg_logic0_xor0 = ((a >> 0) & 0x01) ^ ((b >> 0) & 0x01);
|
|
s_cla12_pg_logic1_or0 = ((a >> 1) & 0x01) | ((b >> 1) & 0x01);
|
|
s_cla12_pg_logic1_and0 = ((a >> 1) & 0x01) & ((b >> 1) & 0x01);
|
|
s_cla12_pg_logic1_xor0 = ((a >> 1) & 0x01) ^ ((b >> 1) & 0x01);
|
|
s_cla12_xor1 = ((s_cla12_pg_logic1_xor0 >> 0) & 0x01) ^ ((s_cla12_pg_logic0_and0 >> 0) & 0x01);
|
|
s_cla12_and0 = ((s_cla12_pg_logic0_and0 >> 0) & 0x01) & ((s_cla12_pg_logic1_or0 >> 0) & 0x01);
|
|
s_cla12_or0 = ((s_cla12_pg_logic1_and0 >> 0) & 0x01) | ((s_cla12_and0 >> 0) & 0x01);
|
|
s_cla12_pg_logic2_or0 = ((a >> 2) & 0x01) | ((b >> 2) & 0x01);
|
|
s_cla12_pg_logic2_and0 = ((a >> 2) & 0x01) & ((b >> 2) & 0x01);
|
|
s_cla12_pg_logic2_xor0 = ((a >> 2) & 0x01) ^ ((b >> 2) & 0x01);
|
|
s_cla12_xor2 = ((s_cla12_pg_logic2_xor0 >> 0) & 0x01) ^ ((s_cla12_or0 >> 0) & 0x01);
|
|
s_cla12_and1 = ((s_cla12_pg_logic2_or0 >> 0) & 0x01) & ((s_cla12_pg_logic0_or0 >> 0) & 0x01);
|
|
s_cla12_and2 = ((s_cla12_pg_logic0_and0 >> 0) & 0x01) & ((s_cla12_pg_logic2_or0 >> 0) & 0x01);
|
|
s_cla12_and3 = ((s_cla12_and2 >> 0) & 0x01) & ((s_cla12_pg_logic1_or0 >> 0) & 0x01);
|
|
s_cla12_and4 = ((s_cla12_pg_logic1_and0 >> 0) & 0x01) & ((s_cla12_pg_logic2_or0 >> 0) & 0x01);
|
|
s_cla12_or1 = ((s_cla12_and3 >> 0) & 0x01) | ((s_cla12_and4 >> 0) & 0x01);
|
|
s_cla12_or2 = ((s_cla12_pg_logic2_and0 >> 0) & 0x01) | ((s_cla12_or1 >> 0) & 0x01);
|
|
s_cla12_pg_logic3_or0 = ((a >> 3) & 0x01) | ((b >> 3) & 0x01);
|
|
s_cla12_pg_logic3_and0 = ((a >> 3) & 0x01) & ((b >> 3) & 0x01);
|
|
s_cla12_pg_logic3_xor0 = ((a >> 3) & 0x01) ^ ((b >> 3) & 0x01);
|
|
s_cla12_xor3 = ((s_cla12_pg_logic3_xor0 >> 0) & 0x01) ^ ((s_cla12_or2 >> 0) & 0x01);
|
|
s_cla12_and5 = ((s_cla12_pg_logic3_or0 >> 0) & 0x01) & ((s_cla12_pg_logic1_or0 >> 0) & 0x01);
|
|
s_cla12_and6 = ((s_cla12_pg_logic0_and0 >> 0) & 0x01) & ((s_cla12_pg_logic2_or0 >> 0) & 0x01);
|
|
s_cla12_and7 = ((s_cla12_pg_logic3_or0 >> 0) & 0x01) & ((s_cla12_pg_logic1_or0 >> 0) & 0x01);
|
|
s_cla12_and8 = ((s_cla12_and6 >> 0) & 0x01) & ((s_cla12_and7 >> 0) & 0x01);
|
|
s_cla12_and9 = ((s_cla12_pg_logic1_and0 >> 0) & 0x01) & ((s_cla12_pg_logic3_or0 >> 0) & 0x01);
|
|
s_cla12_and10 = ((s_cla12_and9 >> 0) & 0x01) & ((s_cla12_pg_logic2_or0 >> 0) & 0x01);
|
|
s_cla12_and11 = ((s_cla12_pg_logic2_and0 >> 0) & 0x01) & ((s_cla12_pg_logic3_or0 >> 0) & 0x01);
|
|
s_cla12_or3 = ((s_cla12_and8 >> 0) & 0x01) | ((s_cla12_and11 >> 0) & 0x01);
|
|
s_cla12_or4 = ((s_cla12_and10 >> 0) & 0x01) | ((s_cla12_or3 >> 0) & 0x01);
|
|
s_cla12_or5 = ((s_cla12_pg_logic3_and0 >> 0) & 0x01) | ((s_cla12_or4 >> 0) & 0x01);
|
|
s_cla12_pg_logic4_or0 = ((a >> 4) & 0x01) | ((b >> 4) & 0x01);
|
|
s_cla12_pg_logic4_and0 = ((a >> 4) & 0x01) & ((b >> 4) & 0x01);
|
|
s_cla12_pg_logic4_xor0 = ((a >> 4) & 0x01) ^ ((b >> 4) & 0x01);
|
|
s_cla12_xor4 = ((s_cla12_pg_logic4_xor0 >> 0) & 0x01) ^ ((s_cla12_or5 >> 0) & 0x01);
|
|
s_cla12_and12 = ((s_cla12_or5 >> 0) & 0x01) & ((s_cla12_pg_logic4_or0 >> 0) & 0x01);
|
|
s_cla12_or6 = ((s_cla12_pg_logic4_and0 >> 0) & 0x01) | ((s_cla12_and12 >> 0) & 0x01);
|
|
s_cla12_pg_logic5_or0 = ((a >> 5) & 0x01) | ((b >> 5) & 0x01);
|
|
s_cla12_pg_logic5_and0 = ((a >> 5) & 0x01) & ((b >> 5) & 0x01);
|
|
s_cla12_pg_logic5_xor0 = ((a >> 5) & 0x01) ^ ((b >> 5) & 0x01);
|
|
s_cla12_xor5 = ((s_cla12_pg_logic5_xor0 >> 0) & 0x01) ^ ((s_cla12_or6 >> 0) & 0x01);
|
|
s_cla12_and13 = ((s_cla12_or5 >> 0) & 0x01) & ((s_cla12_pg_logic5_or0 >> 0) & 0x01);
|
|
s_cla12_and14 = ((s_cla12_and13 >> 0) & 0x01) & ((s_cla12_pg_logic4_or0 >> 0) & 0x01);
|
|
s_cla12_and15 = ((s_cla12_pg_logic4_and0 >> 0) & 0x01) & ((s_cla12_pg_logic5_or0 >> 0) & 0x01);
|
|
s_cla12_or7 = ((s_cla12_and14 >> 0) & 0x01) | ((s_cla12_and15 >> 0) & 0x01);
|
|
s_cla12_or8 = ((s_cla12_pg_logic5_and0 >> 0) & 0x01) | ((s_cla12_or7 >> 0) & 0x01);
|
|
s_cla12_pg_logic6_or0 = ((a >> 6) & 0x01) | ((b >> 6) & 0x01);
|
|
s_cla12_pg_logic6_and0 = ((a >> 6) & 0x01) & ((b >> 6) & 0x01);
|
|
s_cla12_pg_logic6_xor0 = ((a >> 6) & 0x01) ^ ((b >> 6) & 0x01);
|
|
s_cla12_xor6 = ((s_cla12_pg_logic6_xor0 >> 0) & 0x01) ^ ((s_cla12_or8 >> 0) & 0x01);
|
|
s_cla12_and16 = ((s_cla12_or5 >> 0) & 0x01) & ((s_cla12_pg_logic5_or0 >> 0) & 0x01);
|
|
s_cla12_and17 = ((s_cla12_pg_logic6_or0 >> 0) & 0x01) & ((s_cla12_pg_logic4_or0 >> 0) & 0x01);
|
|
s_cla12_and18 = ((s_cla12_and16 >> 0) & 0x01) & ((s_cla12_and17 >> 0) & 0x01);
|
|
s_cla12_and19 = ((s_cla12_pg_logic4_and0 >> 0) & 0x01) & ((s_cla12_pg_logic6_or0 >> 0) & 0x01);
|
|
s_cla12_and20 = ((s_cla12_and19 >> 0) & 0x01) & ((s_cla12_pg_logic5_or0 >> 0) & 0x01);
|
|
s_cla12_and21 = ((s_cla12_pg_logic5_and0 >> 0) & 0x01) & ((s_cla12_pg_logic6_or0 >> 0) & 0x01);
|
|
s_cla12_or9 = ((s_cla12_and18 >> 0) & 0x01) | ((s_cla12_and20 >> 0) & 0x01);
|
|
s_cla12_or10 = ((s_cla12_or9 >> 0) & 0x01) | ((s_cla12_and21 >> 0) & 0x01);
|
|
s_cla12_or11 = ((s_cla12_pg_logic6_and0 >> 0) & 0x01) | ((s_cla12_or10 >> 0) & 0x01);
|
|
s_cla12_pg_logic7_or0 = ((a >> 7) & 0x01) | ((b >> 7) & 0x01);
|
|
s_cla12_pg_logic7_and0 = ((a >> 7) & 0x01) & ((b >> 7) & 0x01);
|
|
s_cla12_pg_logic7_xor0 = ((a >> 7) & 0x01) ^ ((b >> 7) & 0x01);
|
|
s_cla12_xor7 = ((s_cla12_pg_logic7_xor0 >> 0) & 0x01) ^ ((s_cla12_or11 >> 0) & 0x01);
|
|
s_cla12_and22 = ((s_cla12_or5 >> 0) & 0x01) & ((s_cla12_pg_logic6_or0 >> 0) & 0x01);
|
|
s_cla12_and23 = ((s_cla12_pg_logic7_or0 >> 0) & 0x01) & ((s_cla12_pg_logic5_or0 >> 0) & 0x01);
|
|
s_cla12_and24 = ((s_cla12_and22 >> 0) & 0x01) & ((s_cla12_and23 >> 0) & 0x01);
|
|
s_cla12_and25 = ((s_cla12_and24 >> 0) & 0x01) & ((s_cla12_pg_logic4_or0 >> 0) & 0x01);
|
|
s_cla12_and26 = ((s_cla12_pg_logic4_and0 >> 0) & 0x01) & ((s_cla12_pg_logic6_or0 >> 0) & 0x01);
|
|
s_cla12_and27 = ((s_cla12_pg_logic7_or0 >> 0) & 0x01) & ((s_cla12_pg_logic5_or0 >> 0) & 0x01);
|
|
s_cla12_and28 = ((s_cla12_and26 >> 0) & 0x01) & ((s_cla12_and27 >> 0) & 0x01);
|
|
s_cla12_and29 = ((s_cla12_pg_logic5_and0 >> 0) & 0x01) & ((s_cla12_pg_logic7_or0 >> 0) & 0x01);
|
|
s_cla12_and30 = ((s_cla12_and29 >> 0) & 0x01) & ((s_cla12_pg_logic6_or0 >> 0) & 0x01);
|
|
s_cla12_and31 = ((s_cla12_pg_logic6_and0 >> 0) & 0x01) & ((s_cla12_pg_logic7_or0 >> 0) & 0x01);
|
|
s_cla12_or12 = ((s_cla12_and25 >> 0) & 0x01) | ((s_cla12_and30 >> 0) & 0x01);
|
|
s_cla12_or13 = ((s_cla12_and28 >> 0) & 0x01) | ((s_cla12_and31 >> 0) & 0x01);
|
|
s_cla12_or14 = ((s_cla12_or12 >> 0) & 0x01) | ((s_cla12_or13 >> 0) & 0x01);
|
|
s_cla12_or15 = ((s_cla12_pg_logic7_and0 >> 0) & 0x01) | ((s_cla12_or14 >> 0) & 0x01);
|
|
s_cla12_pg_logic8_or0 = ((a >> 8) & 0x01) | ((b >> 8) & 0x01);
|
|
s_cla12_pg_logic8_and0 = ((a >> 8) & 0x01) & ((b >> 8) & 0x01);
|
|
s_cla12_pg_logic8_xor0 = ((a >> 8) & 0x01) ^ ((b >> 8) & 0x01);
|
|
s_cla12_xor8 = ((s_cla12_pg_logic8_xor0 >> 0) & 0x01) ^ ((s_cla12_or15 >> 0) & 0x01);
|
|
s_cla12_and32 = ((s_cla12_or15 >> 0) & 0x01) & ((s_cla12_pg_logic8_or0 >> 0) & 0x01);
|
|
s_cla12_or16 = ((s_cla12_pg_logic8_and0 >> 0) & 0x01) | ((s_cla12_and32 >> 0) & 0x01);
|
|
s_cla12_pg_logic9_or0 = ((a >> 9) & 0x01) | ((b >> 9) & 0x01);
|
|
s_cla12_pg_logic9_and0 = ((a >> 9) & 0x01) & ((b >> 9) & 0x01);
|
|
s_cla12_pg_logic9_xor0 = ((a >> 9) & 0x01) ^ ((b >> 9) & 0x01);
|
|
s_cla12_xor9 = ((s_cla12_pg_logic9_xor0 >> 0) & 0x01) ^ ((s_cla12_or16 >> 0) & 0x01);
|
|
s_cla12_and33 = ((s_cla12_or15 >> 0) & 0x01) & ((s_cla12_pg_logic9_or0 >> 0) & 0x01);
|
|
s_cla12_and34 = ((s_cla12_and33 >> 0) & 0x01) & ((s_cla12_pg_logic8_or0 >> 0) & 0x01);
|
|
s_cla12_and35 = ((s_cla12_pg_logic8_and0 >> 0) & 0x01) & ((s_cla12_pg_logic9_or0 >> 0) & 0x01);
|
|
s_cla12_or17 = ((s_cla12_and34 >> 0) & 0x01) | ((s_cla12_and35 >> 0) & 0x01);
|
|
s_cla12_or18 = ((s_cla12_pg_logic9_and0 >> 0) & 0x01) | ((s_cla12_or17 >> 0) & 0x01);
|
|
s_cla12_pg_logic10_or0 = ((a >> 10) & 0x01) | ((b >> 10) & 0x01);
|
|
s_cla12_pg_logic10_and0 = ((a >> 10) & 0x01) & ((b >> 10) & 0x01);
|
|
s_cla12_pg_logic10_xor0 = ((a >> 10) & 0x01) ^ ((b >> 10) & 0x01);
|
|
s_cla12_xor10 = ((s_cla12_pg_logic10_xor0 >> 0) & 0x01) ^ ((s_cla12_or18 >> 0) & 0x01);
|
|
s_cla12_and36 = ((s_cla12_or15 >> 0) & 0x01) & ((s_cla12_pg_logic9_or0 >> 0) & 0x01);
|
|
s_cla12_and37 = ((s_cla12_pg_logic10_or0 >> 0) & 0x01) & ((s_cla12_pg_logic8_or0 >> 0) & 0x01);
|
|
s_cla12_and38 = ((s_cla12_and36 >> 0) & 0x01) & ((s_cla12_and37 >> 0) & 0x01);
|
|
s_cla12_and39 = ((s_cla12_pg_logic8_and0 >> 0) & 0x01) & ((s_cla12_pg_logic10_or0 >> 0) & 0x01);
|
|
s_cla12_and40 = ((s_cla12_and39 >> 0) & 0x01) & ((s_cla12_pg_logic9_or0 >> 0) & 0x01);
|
|
s_cla12_and41 = ((s_cla12_pg_logic9_and0 >> 0) & 0x01) & ((s_cla12_pg_logic10_or0 >> 0) & 0x01);
|
|
s_cla12_or19 = ((s_cla12_and38 >> 0) & 0x01) | ((s_cla12_and40 >> 0) & 0x01);
|
|
s_cla12_or20 = ((s_cla12_or19 >> 0) & 0x01) | ((s_cla12_and41 >> 0) & 0x01);
|
|
s_cla12_or21 = ((s_cla12_pg_logic10_and0 >> 0) & 0x01) | ((s_cla12_or20 >> 0) & 0x01);
|
|
s_cla12_pg_logic11_or0 = ((a >> 11) & 0x01) | ((b >> 11) & 0x01);
|
|
s_cla12_pg_logic11_and0 = ((a >> 11) & 0x01) & ((b >> 11) & 0x01);
|
|
s_cla12_pg_logic11_xor0 = ((a >> 11) & 0x01) ^ ((b >> 11) & 0x01);
|
|
s_cla12_xor11 = ((s_cla12_pg_logic11_xor0 >> 0) & 0x01) ^ ((s_cla12_or21 >> 0) & 0x01);
|
|
s_cla12_and42 = ((s_cla12_or15 >> 0) & 0x01) & ((s_cla12_pg_logic10_or0 >> 0) & 0x01);
|
|
s_cla12_and43 = ((s_cla12_pg_logic11_or0 >> 0) & 0x01) & ((s_cla12_pg_logic9_or0 >> 0) & 0x01);
|
|
s_cla12_and44 = ((s_cla12_and42 >> 0) & 0x01) & ((s_cla12_and43 >> 0) & 0x01);
|
|
s_cla12_and45 = ((s_cla12_and44 >> 0) & 0x01) & ((s_cla12_pg_logic8_or0 >> 0) & 0x01);
|
|
s_cla12_and46 = ((s_cla12_pg_logic8_and0 >> 0) & 0x01) & ((s_cla12_pg_logic10_or0 >> 0) & 0x01);
|
|
s_cla12_and47 = ((s_cla12_pg_logic11_or0 >> 0) & 0x01) & ((s_cla12_pg_logic9_or0 >> 0) & 0x01);
|
|
s_cla12_and48 = ((s_cla12_and46 >> 0) & 0x01) & ((s_cla12_and47 >> 0) & 0x01);
|
|
s_cla12_and49 = ((s_cla12_pg_logic9_and0 >> 0) & 0x01) & ((s_cla12_pg_logic11_or0 >> 0) & 0x01);
|
|
s_cla12_and50 = ((s_cla12_and49 >> 0) & 0x01) & ((s_cla12_pg_logic10_or0 >> 0) & 0x01);
|
|
s_cla12_and51 = ((s_cla12_pg_logic10_and0 >> 0) & 0x01) & ((s_cla12_pg_logic11_or0 >> 0) & 0x01);
|
|
s_cla12_or22 = ((s_cla12_and45 >> 0) & 0x01) | ((s_cla12_and50 >> 0) & 0x01);
|
|
s_cla12_or23 = ((s_cla12_and48 >> 0) & 0x01) | ((s_cla12_and51 >> 0) & 0x01);
|
|
s_cla12_or24 = ((s_cla12_or22 >> 0) & 0x01) | ((s_cla12_or23 >> 0) & 0x01);
|
|
s_cla12_or25 = ((s_cla12_pg_logic11_and0 >> 0) & 0x01) | ((s_cla12_or24 >> 0) & 0x01);
|
|
s_cla12_xor12 = ((a >> 11) & 0x01) ^ ((b >> 11) & 0x01);
|
|
s_cla12_xor13 = ((s_cla12_xor12 >> 0) & 0x01) ^ ((s_cla12_or25 >> 0) & 0x01);
|
|
|
|
s_cla12_out |= ((s_cla12_pg_logic0_xor0 >> 0) & 0x01ull) << 0;
|
|
s_cla12_out |= ((s_cla12_xor1 >> 0) & 0x01ull) << 1;
|
|
s_cla12_out |= ((s_cla12_xor2 >> 0) & 0x01ull) << 2;
|
|
s_cla12_out |= ((s_cla12_xor3 >> 0) & 0x01ull) << 3;
|
|
s_cla12_out |= ((s_cla12_xor4 >> 0) & 0x01ull) << 4;
|
|
s_cla12_out |= ((s_cla12_xor5 >> 0) & 0x01ull) << 5;
|
|
s_cla12_out |= ((s_cla12_xor6 >> 0) & 0x01ull) << 6;
|
|
s_cla12_out |= ((s_cla12_xor7 >> 0) & 0x01ull) << 7;
|
|
s_cla12_out |= ((s_cla12_xor8 >> 0) & 0x01ull) << 8;
|
|
s_cla12_out |= ((s_cla12_xor9 >> 0) & 0x01ull) << 9;
|
|
s_cla12_out |= ((s_cla12_xor10 >> 0) & 0x01ull) << 10;
|
|
s_cla12_out |= ((s_cla12_xor11 >> 0) & 0x01ull) << 11;
|
|
s_cla12_out |= ((s_cla12_xor13 >> 0) & 0x01ull) << 12;
|
|
s_cla12_out |= ((s_cla12_xor13 >> 0) & 0x01ull) << 13;
|
|
s_cla12_out |= ((s_cla12_xor13 >> 0) & 0x01ull) << 14;
|
|
s_cla12_out |= ((s_cla12_xor13 >> 0) & 0x01ull) << 15;
|
|
s_cla12_out |= ((s_cla12_xor13 >> 0) & 0x01ull) << 16;
|
|
s_cla12_out |= ((s_cla12_xor13 >> 0) & 0x01ull) << 17;
|
|
s_cla12_out |= ((s_cla12_xor13 >> 0) & 0x01ull) << 18;
|
|
s_cla12_out |= ((s_cla12_xor13 >> 0) & 0x01ull) << 19;
|
|
s_cla12_out |= ((s_cla12_xor13 >> 0) & 0x01ull) << 20;
|
|
s_cla12_out |= ((s_cla12_xor13 >> 0) & 0x01ull) << 21;
|
|
s_cla12_out |= ((s_cla12_xor13 >> 0) & 0x01ull) << 22;
|
|
s_cla12_out |= ((s_cla12_xor13 >> 0) & 0x01ull) << 23;
|
|
s_cla12_out |= ((s_cla12_xor13 >> 0) & 0x01ull) << 24;
|
|
s_cla12_out |= ((s_cla12_xor13 >> 0) & 0x01ull) << 25;
|
|
s_cla12_out |= ((s_cla12_xor13 >> 0) & 0x01ull) << 26;
|
|
s_cla12_out |= ((s_cla12_xor13 >> 0) & 0x01ull) << 27;
|
|
s_cla12_out |= ((s_cla12_xor13 >> 0) & 0x01ull) << 28;
|
|
s_cla12_out |= ((s_cla12_xor13 >> 0) & 0x01ull) << 29;
|
|
s_cla12_out |= ((s_cla12_xor13 >> 0) & 0x01ull) << 30;
|
|
s_cla12_out |= ((s_cla12_xor13 >> 0) & 0x01ull) << 31;
|
|
s_cla12_out |= ((s_cla12_xor13 >> 0) & 0x01ull) << 32;
|
|
s_cla12_out |= ((s_cla12_xor13 >> 0) & 0x01ull) << 33;
|
|
s_cla12_out |= ((s_cla12_xor13 >> 0) & 0x01ull) << 34;
|
|
s_cla12_out |= ((s_cla12_xor13 >> 0) & 0x01ull) << 35;
|
|
s_cla12_out |= ((s_cla12_xor13 >> 0) & 0x01ull) << 36;
|
|
s_cla12_out |= ((s_cla12_xor13 >> 0) & 0x01ull) << 37;
|
|
s_cla12_out |= ((s_cla12_xor13 >> 0) & 0x01ull) << 38;
|
|
s_cla12_out |= ((s_cla12_xor13 >> 0) & 0x01ull) << 39;
|
|
s_cla12_out |= ((s_cla12_xor13 >> 0) & 0x01ull) << 40;
|
|
s_cla12_out |= ((s_cla12_xor13 >> 0) & 0x01ull) << 41;
|
|
s_cla12_out |= ((s_cla12_xor13 >> 0) & 0x01ull) << 42;
|
|
s_cla12_out |= ((s_cla12_xor13 >> 0) & 0x01ull) << 43;
|
|
s_cla12_out |= ((s_cla12_xor13 >> 0) & 0x01ull) << 44;
|
|
s_cla12_out |= ((s_cla12_xor13 >> 0) & 0x01ull) << 45;
|
|
s_cla12_out |= ((s_cla12_xor13 >> 0) & 0x01ull) << 46;
|
|
s_cla12_out |= ((s_cla12_xor13 >> 0) & 0x01ull) << 47;
|
|
s_cla12_out |= ((s_cla12_xor13 >> 0) & 0x01ull) << 48;
|
|
s_cla12_out |= ((s_cla12_xor13 >> 0) & 0x01ull) << 49;
|
|
s_cla12_out |= ((s_cla12_xor13 >> 0) & 0x01ull) << 50;
|
|
s_cla12_out |= ((s_cla12_xor13 >> 0) & 0x01ull) << 51;
|
|
s_cla12_out |= ((s_cla12_xor13 >> 0) & 0x01ull) << 52;
|
|
s_cla12_out |= ((s_cla12_xor13 >> 0) & 0x01ull) << 53;
|
|
s_cla12_out |= ((s_cla12_xor13 >> 0) & 0x01ull) << 54;
|
|
s_cla12_out |= ((s_cla12_xor13 >> 0) & 0x01ull) << 55;
|
|
s_cla12_out |= ((s_cla12_xor13 >> 0) & 0x01ull) << 56;
|
|
s_cla12_out |= ((s_cla12_xor13 >> 0) & 0x01ull) << 57;
|
|
s_cla12_out |= ((s_cla12_xor13 >> 0) & 0x01ull) << 58;
|
|
s_cla12_out |= ((s_cla12_xor13 >> 0) & 0x01ull) << 59;
|
|
s_cla12_out |= ((s_cla12_xor13 >> 0) & 0x01ull) << 60;
|
|
s_cla12_out |= ((s_cla12_xor13 >> 0) & 0x01ull) << 61;
|
|
s_cla12_out |= ((s_cla12_xor13 >> 0) & 0x01ull) << 62;
|
|
s_cla12_out |= ((s_cla12_xor13 >> 0) & 0x01ull) << 63;
|
|
return s_cla12_out;
|
|
} |