dissertation_thesis/ariths-gen-mig
1
0
Fork 0
Code Issues Pull Requests Actions Packages Projects Releases Wiki Activity

Update readme
All checks were successful
BUILD / test (push) Successful in 1m44s
Details

Browse Source
This commit is contained in:
Lukas Plevac 2024-11-16 20:54:51 +01:00
parent c9c99fbb11
commit 8adba05ba4
1 changed files with 1 additions and 2 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

3
README.md
View File

@ -70,8 +70,7 @@ class MAC(GeneralCircuit):
if __name__ == "__main__": if __name__ == "__main__":
os.makedirs("test_circuits/mac", exist_ok=True) os.makedirs("test_circuits/mac", exist_ok=True)
mymac = MAC(Bus("a", 8), Bus("b", 8), Bus("acc", 16)) mymac = MAC(Bus("a", 8), Bus("b", 8), Bus("acc", 16))
mymac.get_v_code_hier(open("test_circuits/mac/mac_hier.v", "w")) mymac.get_v_code_flat(open("test_circuits/mac/mac_hier.v", "w"))
mymac.get_c_code_hier(open("test_circuits/mac/mac_hier.c", "w"))
mymac.get_c_code_flat(open("test_circuits/mac/mac_flat.c", "w")) mymac.get_c_code_flat(open("test_circuits/mac/mac_flat.c", "w"))
``` ```