dissertation_thesis/ariths-gen-mig
1
0
Fork 0
Code Issues Pull Requests Actions Packages Projects Releases Wiki Activity

Optimalized MAJ implementation for adders

Browse Source
This commit is contained in:
Lukas Plevac 2024-10-08 13:39:48 +02:00
parent ad9f62e3de
commit 6132c3c449
2 changed files with 25 additions and 30 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

34
ariths_gen/one_bit_circuits/one_bit_components/three_input_one_bit_components.py
View File

@ -1,3 +1,4 @@
from ariths_gen.one_bit_circuits import Maji
from ariths_gen.wire_components.wires import ConstantWireValue0 from ariths_gen.wire_components.wires import ConstantWireValue0
from ariths_gen.core.one_bit_circuits import ThreeInputOneBitCircuit from ariths_gen.core.one_bit_circuits import ThreeInputOneBitCircuit
from ariths_gen.one_bit_circuits.logic_gates import AndGate, NandGate, OrGate, NorGate, XorGate, XnorGate, NotGate from ariths_gen.one_bit_circuits.logic_gates import AndGate, NandGate, OrGate, NorGate, XorGate, XnorGate, NotGate
@ -30,28 +31,19 @@ class FullAdder(ThreeInputOneBitCircuit):
super().__init__(a, b, c, prefix=prefix, name=name) super().__init__(a, b, c, prefix=prefix, name=name)
# 2 wires for component's bus output (sum, cout) # 2 wires for component's bus output (sum, cout)
self.out = Bus(self.prefix+"_out", 2) self.out = Bus(self.prefix+"_out", 2)
obj_maji1 = Maji(c, a, b, [True, False, False], prefix=self.prefix+"_maji"+str(self.get_instance_num(cls=Maji)), outid=0, parent_component=self)
self.add_component(obj_maji1)
# cout
obj_maji2 = Maji(c, a, b [False, False, False], prefix=self.prefix+"_maji"+str(self.get_instance_num(cls=Maji)), outid=1, parent_component=self)
self.add_component(obj_maji2)
self.out.connect(1, obj_maji2)
# PG logic # sum
propagate_xor = XorGate(a, b, prefix=self.prefix+"_xor"+str(self.get_instance_num(cls=XorGate)), parent_component=self) obj_maji3 = Maji(c, obj_maji1.out, obj_maji2.out, [False, False, True], prefix=self.prefix+"_maji"+str(self.get_instance_num(cls=Maji)), outid=0, parent_component=self)
self.add_component(propagate_xor) self.add_component(obj_maji3)
generate_and = AndGate(a, b, prefix=self.prefix+"_and"+str(self.get_instance_num(cls=AndGate)), parent_component=self) self.out.connect(0, obj_maji3.out)
self.add_component(generate_and)
# Sum
# XOR gate for calculation of 1-bit sum
obj_xor = XorGate(propagate_xor.out, c, prefix=self.prefix+"_xor"+str(self.get_instance_num(cls=XorGate)), outid=0, parent_component=self)
self.add_component(obj_xor)
self.out.connect(0, obj_xor.out)
# Cout
# AND gate for calculation of 1-bit cout
obj_and = AndGate(propagate_xor.out, c, prefix=self.prefix+"_and"+str(self.get_instance_num(cls=AndGate)), parent_component=self)
self.add_component(obj_and)
obj_or = OrGate(generate_and.out, obj_and.out, prefix=self.prefix+"_or"+str(self.get_instance_num(cls=OrGate)), outid=1, parent_component=self)
self.add_component(obj_or)
self.out.connect(1, obj_or.out)
def get_sum_wire(self): def get_sum_wire(self):
"""Get output wire carrying sum value. """Get output wire carrying sum value.

21
ariths_gen/one_bit_circuits/one_bit_components/two_input_one_bit_components.py
View File

@ -1,6 +1,8 @@
from ariths_gen.core.one_bit_circuits import TwoInputOneBitCircuit from ariths_gen.core.one_bit_circuits import TwoInputOneBitCircuit
from ariths_gen.one_bit_circuits.logic_gates import AndGate, NandGate, OrGate, NorGate, XorGate, XnorGate, NotGate from ariths_gen.one_bit_circuits.logic_gates import AndGate, NandGate, OrGate, NorGate, XorGate, XnorGate, NotGate
from ariths_gen.one_bit_circuits import Maji
from ariths_gen.wire_components import Wire, Bus from ariths_gen.wire_components import Wire, Bus
from ariths_gen.wire_components.wires import ConstantWireValue0
class HalfAdder(TwoInputOneBitCircuit): class HalfAdder(TwoInputOneBitCircuit):
@ -29,18 +31,19 @@ class HalfAdder(TwoInputOneBitCircuit):
# 2 wires for component's bus output (sum, cout) # 2 wires for component's bus output (sum, cout)
self.out = Bus(self.prefix+"_out", 2) self.out = Bus(self.prefix+"_out", 2)
# Sum obj_or = OrGate (a, b, prefix=self.prefix+"_or" +str(self.get_instance_num(cls=OrGate)), outid=0, parent_component=self)
# XOR gate for calculation of 1-bit sum self.add_component(obj_or)
obj_xor = XorGate(a, b, prefix=self.prefix+"_xor"+str(self.get_instance_num(cls=XorGate)), outid=0, parent_component=self)
self.add_component(obj_xor) # cout
self.out.connect(0, obj_xor.out) obj_and = AndGate(a, b, prefix=self.prefix+"_and"+str(self.get_instance_num(cls=OrGate)), outid=1, parent_component=self)
# Cout
# AND gate for calculation of 1-bit cout
obj_and = AndGate(a, b, prefix=self.prefix+"_and"+str(self.get_instance_num(cls=AndGate)), outid=1, parent_component=self)
self.add_component(obj_and) self.add_component(obj_and)
self.out.connect(1, obj_and.out) self.out.connect(1, obj_and.out)
# sum
obj_maji = Maji(obj_or.out, obj_and.out, ConstantWireValue0(), [False, True, False], prefix=self.prefix+"_maji"+str(self.get_instance_num(cls=Maji)), outid=0, parent_component=self)
self.add_component(obj_maji)
self.out.connect(0, obj_maji.out)
def get_sum_wire(self): def get_sum_wire(self):
"""Get output wire carrying sum value. """Get output wire carrying sum value.