This website requires JavaScript.
Explore
Help
Sign In
dissertation_thesis
/
ariths-gen
Watch
1
Star
0
Fork
0
You've already forked ariths-gen
mirror of
https://github.com/ehw-fit/ariths-gen.git
synced
2025-04-23 23:31:33 +01:00
Code
Issues
Actions
Packages
Projects
Releases
Wiki
Activity
ariths-gen
/
Tests
History
honzastor
f7620f98e4
Generated various circuits representations and updated testing of C circuits.
2021-03-28 20:16:45 +02:00
..
C_circuits
Generated various circuits representations and updated testing of C circuits.
2021-03-28 20:16:45 +02:00
Verilog_circuits
Implemented unsigned dadda multiplier circuit. Updated generation of export formats. TBD: Proper testing, modification of dadda with cla adder, write shell script for Verilog and Blif equivalence check.
2021-03-15 01:08:47 +01:00
c_tests.sh
Generated various circuits representations and updated testing of C circuits.
2021-03-28 20:16:45 +02:00
