mirror of
https://github.com/ehw-fit/ariths-gen.git
synced 2025-04-21 22:31:22 +01:00
313 lines
17 KiB
C
313 lines
17 KiB
C
#include <stdio.h>
|
|
#include <stdint.h>
|
|
|
|
int64_t f_s_arrmul4(int64_t a, int64_t b){
|
|
uint8_t out = 0;
|
|
uint8_t a_0 = 0;
|
|
uint8_t a_1 = 0;
|
|
uint8_t a_2 = 0;
|
|
uint8_t a_3 = 0;
|
|
uint8_t b_0 = 0;
|
|
uint8_t b_1 = 0;
|
|
uint8_t b_2 = 0;
|
|
uint8_t b_3 = 0;
|
|
uint8_t constant_wire_value_1_a_0 = 0;
|
|
uint8_t constant_wire_value_1_b_0 = 0;
|
|
uint8_t constant_wire_value_1_y0 = 0;
|
|
uint8_t constant_wire_value_1_y1 = 0;
|
|
uint8_t constant_wire_1 = 0;
|
|
uint8_t f_s_arrmul4_and0_0_a_0 = 0;
|
|
uint8_t f_s_arrmul4_and0_0_b_0 = 0;
|
|
uint8_t f_s_arrmul4_and0_0_y0 = 0;
|
|
uint8_t f_s_arrmul4_and1_0_a_1 = 0;
|
|
uint8_t f_s_arrmul4_and1_0_b_0 = 0;
|
|
uint8_t f_s_arrmul4_and1_0_y0 = 0;
|
|
uint8_t f_s_arrmul4_and2_0_a_2 = 0;
|
|
uint8_t f_s_arrmul4_and2_0_b_0 = 0;
|
|
uint8_t f_s_arrmul4_and2_0_y0 = 0;
|
|
uint8_t f_s_arrmul4_nand3_0_a_3 = 0;
|
|
uint8_t f_s_arrmul4_nand3_0_b_0 = 0;
|
|
uint8_t f_s_arrmul4_nand3_0_y0 = 0;
|
|
uint8_t f_s_arrmul4_and0_1_a_0 = 0;
|
|
uint8_t f_s_arrmul4_and0_1_b_1 = 0;
|
|
uint8_t f_s_arrmul4_and0_1_y0 = 0;
|
|
uint8_t f_s_arrmul4_ha0_1_f_s_arrmul4_and0_1_y0 = 0;
|
|
uint8_t f_s_arrmul4_ha0_1_f_s_arrmul4_and1_0_y0 = 0;
|
|
uint8_t f_s_arrmul4_ha0_1_y0 = 0;
|
|
uint8_t f_s_arrmul4_ha0_1_y1 = 0;
|
|
uint8_t f_s_arrmul4_and1_1_a_1 = 0;
|
|
uint8_t f_s_arrmul4_and1_1_b_1 = 0;
|
|
uint8_t f_s_arrmul4_and1_1_y0 = 0;
|
|
uint8_t f_s_arrmul4_fa1_1_f_s_arrmul4_and1_1_y0 = 0;
|
|
uint8_t f_s_arrmul4_fa1_1_f_s_arrmul4_and2_0_y0 = 0;
|
|
uint8_t f_s_arrmul4_fa1_1_y0 = 0;
|
|
uint8_t f_s_arrmul4_fa1_1_y1 = 0;
|
|
uint8_t f_s_arrmul4_fa1_1_f_s_arrmul4_ha0_1_y1 = 0;
|
|
uint8_t f_s_arrmul4_fa1_1_y2 = 0;
|
|
uint8_t f_s_arrmul4_fa1_1_y3 = 0;
|
|
uint8_t f_s_arrmul4_fa1_1_y4 = 0;
|
|
uint8_t f_s_arrmul4_and2_1_a_2 = 0;
|
|
uint8_t f_s_arrmul4_and2_1_b_1 = 0;
|
|
uint8_t f_s_arrmul4_and2_1_y0 = 0;
|
|
uint8_t f_s_arrmul4_fa2_1_f_s_arrmul4_and2_1_y0 = 0;
|
|
uint8_t f_s_arrmul4_fa2_1_f_s_arrmul4_nand3_0_y0 = 0;
|
|
uint8_t f_s_arrmul4_fa2_1_y0 = 0;
|
|
uint8_t f_s_arrmul4_fa2_1_y1 = 0;
|
|
uint8_t f_s_arrmul4_fa2_1_f_s_arrmul4_fa1_1_y4 = 0;
|
|
uint8_t f_s_arrmul4_fa2_1_y2 = 0;
|
|
uint8_t f_s_arrmul4_fa2_1_y3 = 0;
|
|
uint8_t f_s_arrmul4_fa2_1_y4 = 0;
|
|
uint8_t f_s_arrmul4_nand3_1_a_3 = 0;
|
|
uint8_t f_s_arrmul4_nand3_1_b_1 = 0;
|
|
uint8_t f_s_arrmul4_nand3_1_y0 = 0;
|
|
uint8_t f_s_arrmul4_fa3_1_f_s_arrmul4_nand3_1_y0 = 0;
|
|
uint8_t f_s_arrmul4_fa3_1_constant_wire_1 = 0;
|
|
uint8_t f_s_arrmul4_fa3_1_y0 = 0;
|
|
uint8_t f_s_arrmul4_fa3_1_y1 = 0;
|
|
uint8_t f_s_arrmul4_fa3_1_f_s_arrmul4_fa2_1_y4 = 0;
|
|
uint8_t f_s_arrmul4_fa3_1_y2 = 0;
|
|
uint8_t f_s_arrmul4_fa3_1_y3 = 0;
|
|
uint8_t f_s_arrmul4_fa3_1_y4 = 0;
|
|
uint8_t f_s_arrmul4_and0_2_a_0 = 0;
|
|
uint8_t f_s_arrmul4_and0_2_b_2 = 0;
|
|
uint8_t f_s_arrmul4_and0_2_y0 = 0;
|
|
uint8_t f_s_arrmul4_ha0_2_f_s_arrmul4_and0_2_y0 = 0;
|
|
uint8_t f_s_arrmul4_ha0_2_f_s_arrmul4_fa1_1_y2 = 0;
|
|
uint8_t f_s_arrmul4_ha0_2_y0 = 0;
|
|
uint8_t f_s_arrmul4_ha0_2_y1 = 0;
|
|
uint8_t f_s_arrmul4_and1_2_a_1 = 0;
|
|
uint8_t f_s_arrmul4_and1_2_b_2 = 0;
|
|
uint8_t f_s_arrmul4_and1_2_y0 = 0;
|
|
uint8_t f_s_arrmul4_fa1_2_f_s_arrmul4_and1_2_y0 = 0;
|
|
uint8_t f_s_arrmul4_fa1_2_f_s_arrmul4_fa2_1_y2 = 0;
|
|
uint8_t f_s_arrmul4_fa1_2_y0 = 0;
|
|
uint8_t f_s_arrmul4_fa1_2_y1 = 0;
|
|
uint8_t f_s_arrmul4_fa1_2_f_s_arrmul4_ha0_2_y1 = 0;
|
|
uint8_t f_s_arrmul4_fa1_2_y2 = 0;
|
|
uint8_t f_s_arrmul4_fa1_2_y3 = 0;
|
|
uint8_t f_s_arrmul4_fa1_2_y4 = 0;
|
|
uint8_t f_s_arrmul4_and2_2_a_2 = 0;
|
|
uint8_t f_s_arrmul4_and2_2_b_2 = 0;
|
|
uint8_t f_s_arrmul4_and2_2_y0 = 0;
|
|
uint8_t f_s_arrmul4_fa2_2_f_s_arrmul4_and2_2_y0 = 0;
|
|
uint8_t f_s_arrmul4_fa2_2_f_s_arrmul4_fa3_1_y2 = 0;
|
|
uint8_t f_s_arrmul4_fa2_2_y0 = 0;
|
|
uint8_t f_s_arrmul4_fa2_2_y1 = 0;
|
|
uint8_t f_s_arrmul4_fa2_2_f_s_arrmul4_fa1_2_y4 = 0;
|
|
uint8_t f_s_arrmul4_fa2_2_y2 = 0;
|
|
uint8_t f_s_arrmul4_fa2_2_y3 = 0;
|
|
uint8_t f_s_arrmul4_fa2_2_y4 = 0;
|
|
uint8_t f_s_arrmul4_nand3_2_a_3 = 0;
|
|
uint8_t f_s_arrmul4_nand3_2_b_2 = 0;
|
|
uint8_t f_s_arrmul4_nand3_2_y0 = 0;
|
|
uint8_t f_s_arrmul4_fa3_2_f_s_arrmul4_nand3_2_y0 = 0;
|
|
uint8_t f_s_arrmul4_fa3_2_f_s_arrmul4_fa3_1_y4 = 0;
|
|
uint8_t f_s_arrmul4_fa3_2_y0 = 0;
|
|
uint8_t f_s_arrmul4_fa3_2_y1 = 0;
|
|
uint8_t f_s_arrmul4_fa3_2_f_s_arrmul4_fa2_2_y4 = 0;
|
|
uint8_t f_s_arrmul4_fa3_2_y2 = 0;
|
|
uint8_t f_s_arrmul4_fa3_2_y3 = 0;
|
|
uint8_t f_s_arrmul4_fa3_2_y4 = 0;
|
|
uint8_t f_s_arrmul4_nand0_3_a_0 = 0;
|
|
uint8_t f_s_arrmul4_nand0_3_b_3 = 0;
|
|
uint8_t f_s_arrmul4_nand0_3_y0 = 0;
|
|
uint8_t f_s_arrmul4_ha0_3_f_s_arrmul4_nand0_3_y0 = 0;
|
|
uint8_t f_s_arrmul4_ha0_3_f_s_arrmul4_fa1_2_y2 = 0;
|
|
uint8_t f_s_arrmul4_ha0_3_y0 = 0;
|
|
uint8_t f_s_arrmul4_ha0_3_y1 = 0;
|
|
uint8_t f_s_arrmul4_nand1_3_a_1 = 0;
|
|
uint8_t f_s_arrmul4_nand1_3_b_3 = 0;
|
|
uint8_t f_s_arrmul4_nand1_3_y0 = 0;
|
|
uint8_t f_s_arrmul4_fa1_3_f_s_arrmul4_nand1_3_y0 = 0;
|
|
uint8_t f_s_arrmul4_fa1_3_f_s_arrmul4_fa2_2_y2 = 0;
|
|
uint8_t f_s_arrmul4_fa1_3_y0 = 0;
|
|
uint8_t f_s_arrmul4_fa1_3_y1 = 0;
|
|
uint8_t f_s_arrmul4_fa1_3_f_s_arrmul4_ha0_3_y1 = 0;
|
|
uint8_t f_s_arrmul4_fa1_3_y2 = 0;
|
|
uint8_t f_s_arrmul4_fa1_3_y3 = 0;
|
|
uint8_t f_s_arrmul4_fa1_3_y4 = 0;
|
|
uint8_t f_s_arrmul4_nand2_3_a_2 = 0;
|
|
uint8_t f_s_arrmul4_nand2_3_b_3 = 0;
|
|
uint8_t f_s_arrmul4_nand2_3_y0 = 0;
|
|
uint8_t f_s_arrmul4_fa2_3_f_s_arrmul4_nand2_3_y0 = 0;
|
|
uint8_t f_s_arrmul4_fa2_3_f_s_arrmul4_fa3_2_y2 = 0;
|
|
uint8_t f_s_arrmul4_fa2_3_y0 = 0;
|
|
uint8_t f_s_arrmul4_fa2_3_y1 = 0;
|
|
uint8_t f_s_arrmul4_fa2_3_f_s_arrmul4_fa1_3_y4 = 0;
|
|
uint8_t f_s_arrmul4_fa2_3_y2 = 0;
|
|
uint8_t f_s_arrmul4_fa2_3_y3 = 0;
|
|
uint8_t f_s_arrmul4_fa2_3_y4 = 0;
|
|
uint8_t f_s_arrmul4_and3_3_a_3 = 0;
|
|
uint8_t f_s_arrmul4_and3_3_b_3 = 0;
|
|
uint8_t f_s_arrmul4_and3_3_y0 = 0;
|
|
uint8_t f_s_arrmul4_fa3_3_f_s_arrmul4_and3_3_y0 = 0;
|
|
uint8_t f_s_arrmul4_fa3_3_f_s_arrmul4_fa3_2_y4 = 0;
|
|
uint8_t f_s_arrmul4_fa3_3_y0 = 0;
|
|
uint8_t f_s_arrmul4_fa3_3_y1 = 0;
|
|
uint8_t f_s_arrmul4_fa3_3_f_s_arrmul4_fa2_3_y4 = 0;
|
|
uint8_t f_s_arrmul4_fa3_3_y2 = 0;
|
|
uint8_t f_s_arrmul4_fa3_3_y3 = 0;
|
|
uint8_t f_s_arrmul4_fa3_3_y4 = 0;
|
|
uint8_t f_s_arrmul4_xor4_3_f_s_arrmul4_fa3_3_y4 = 0;
|
|
uint8_t f_s_arrmul4_xor4_3_constant_wire_1 = 0;
|
|
uint8_t f_s_arrmul4_xor4_3_y0 = 0;
|
|
|
|
a_0 = ((a >> 0) & 0x01);
|
|
a_1 = ((a >> 1) & 0x01);
|
|
a_2 = ((a >> 2) & 0x01);
|
|
a_3 = ((a >> 3) & 0x01);
|
|
b_0 = ((b >> 0) & 0x01);
|
|
b_1 = ((b >> 1) & 0x01);
|
|
b_2 = ((b >> 2) & 0x01);
|
|
b_3 = ((b >> 3) & 0x01);
|
|
constant_wire_value_1_a_0 = ((a_0 >> 0) & 0x01);
|
|
constant_wire_value_1_b_0 = ((b_0 >> 0) & 0x01);
|
|
constant_wire_value_1_y0 = constant_wire_value_1_a_0 ^ constant_wire_value_1_b_0;
|
|
constant_wire_value_1_y1 = ~(constant_wire_value_1_a_0 ^ constant_wire_value_1_b_0);
|
|
constant_wire_1 = constant_wire_value_1_y0 | constant_wire_value_1_y1;
|
|
f_s_arrmul4_and0_0_a_0 = a_0;
|
|
f_s_arrmul4_and0_0_b_0 = b_0;
|
|
f_s_arrmul4_and0_0_y0 = f_s_arrmul4_and0_0_a_0 & f_s_arrmul4_and0_0_b_0;
|
|
f_s_arrmul4_and1_0_a_1 = a_1;
|
|
f_s_arrmul4_and1_0_b_0 = b_0;
|
|
f_s_arrmul4_and1_0_y0 = f_s_arrmul4_and1_0_a_1 & f_s_arrmul4_and1_0_b_0;
|
|
f_s_arrmul4_and2_0_a_2 = a_2;
|
|
f_s_arrmul4_and2_0_b_0 = b_0;
|
|
f_s_arrmul4_and2_0_y0 = f_s_arrmul4_and2_0_a_2 & f_s_arrmul4_and2_0_b_0;
|
|
f_s_arrmul4_nand3_0_a_3 = a_3;
|
|
f_s_arrmul4_nand3_0_b_0 = b_0;
|
|
f_s_arrmul4_nand3_0_y0 = ~(f_s_arrmul4_nand3_0_a_3 & f_s_arrmul4_nand3_0_b_0);
|
|
f_s_arrmul4_and0_1_a_0 = a_0;
|
|
f_s_arrmul4_and0_1_b_1 = b_1;
|
|
f_s_arrmul4_and0_1_y0 = f_s_arrmul4_and0_1_a_0 & f_s_arrmul4_and0_1_b_1;
|
|
f_s_arrmul4_ha0_1_f_s_arrmul4_and0_1_y0 = ((f_s_arrmul4_and0_1_y0 >> 0) & 0x01);
|
|
f_s_arrmul4_ha0_1_f_s_arrmul4_and1_0_y0 = ((f_s_arrmul4_and1_0_y0 >> 0) & 0x01);
|
|
f_s_arrmul4_ha0_1_y0 = f_s_arrmul4_ha0_1_f_s_arrmul4_and0_1_y0 ^ f_s_arrmul4_ha0_1_f_s_arrmul4_and1_0_y0;
|
|
f_s_arrmul4_ha0_1_y1 = f_s_arrmul4_ha0_1_f_s_arrmul4_and0_1_y0 & f_s_arrmul4_ha0_1_f_s_arrmul4_and1_0_y0;
|
|
f_s_arrmul4_and1_1_a_1 = a_1;
|
|
f_s_arrmul4_and1_1_b_1 = b_1;
|
|
f_s_arrmul4_and1_1_y0 = f_s_arrmul4_and1_1_a_1 & f_s_arrmul4_and1_1_b_1;
|
|
f_s_arrmul4_fa1_1_f_s_arrmul4_and1_1_y0 = ((f_s_arrmul4_and1_1_y0 >> 0) & 0x01);
|
|
f_s_arrmul4_fa1_1_f_s_arrmul4_and2_0_y0 = ((f_s_arrmul4_and2_0_y0 >> 0) & 0x01);
|
|
f_s_arrmul4_fa1_1_f_s_arrmul4_ha0_1_y1 = ((f_s_arrmul4_ha0_1_y1 >> 0) & 0x01);
|
|
f_s_arrmul4_fa1_1_y0 = f_s_arrmul4_fa1_1_f_s_arrmul4_and1_1_y0 ^ f_s_arrmul4_fa1_1_f_s_arrmul4_and2_0_y0;
|
|
f_s_arrmul4_fa1_1_y1 = f_s_arrmul4_fa1_1_f_s_arrmul4_and1_1_y0 & f_s_arrmul4_fa1_1_f_s_arrmul4_and2_0_y0;
|
|
f_s_arrmul4_fa1_1_y2 = f_s_arrmul4_fa1_1_y0 ^ f_s_arrmul4_fa1_1_f_s_arrmul4_ha0_1_y1;
|
|
f_s_arrmul4_fa1_1_y3 = f_s_arrmul4_fa1_1_y0 & f_s_arrmul4_fa1_1_f_s_arrmul4_ha0_1_y1;
|
|
f_s_arrmul4_fa1_1_y4 = f_s_arrmul4_fa1_1_y1 | f_s_arrmul4_fa1_1_y3;
|
|
f_s_arrmul4_and2_1_a_2 = a_2;
|
|
f_s_arrmul4_and2_1_b_1 = b_1;
|
|
f_s_arrmul4_and2_1_y0 = f_s_arrmul4_and2_1_a_2 & f_s_arrmul4_and2_1_b_1;
|
|
f_s_arrmul4_fa2_1_f_s_arrmul4_and2_1_y0 = ((f_s_arrmul4_and2_1_y0 >> 0) & 0x01);
|
|
f_s_arrmul4_fa2_1_f_s_arrmul4_nand3_0_y0 = ((f_s_arrmul4_nand3_0_y0 >> 0) & 0x01);
|
|
f_s_arrmul4_fa2_1_f_s_arrmul4_fa1_1_y4 = ((f_s_arrmul4_fa1_1_y4 >> 0) & 0x01);
|
|
f_s_arrmul4_fa2_1_y0 = f_s_arrmul4_fa2_1_f_s_arrmul4_and2_1_y0 ^ f_s_arrmul4_fa2_1_f_s_arrmul4_nand3_0_y0;
|
|
f_s_arrmul4_fa2_1_y1 = f_s_arrmul4_fa2_1_f_s_arrmul4_and2_1_y0 & f_s_arrmul4_fa2_1_f_s_arrmul4_nand3_0_y0;
|
|
f_s_arrmul4_fa2_1_y2 = f_s_arrmul4_fa2_1_y0 ^ f_s_arrmul4_fa2_1_f_s_arrmul4_fa1_1_y4;
|
|
f_s_arrmul4_fa2_1_y3 = f_s_arrmul4_fa2_1_y0 & f_s_arrmul4_fa2_1_f_s_arrmul4_fa1_1_y4;
|
|
f_s_arrmul4_fa2_1_y4 = f_s_arrmul4_fa2_1_y1 | f_s_arrmul4_fa2_1_y3;
|
|
f_s_arrmul4_nand3_1_a_3 = a_3;
|
|
f_s_arrmul4_nand3_1_b_1 = b_1;
|
|
f_s_arrmul4_nand3_1_y0 = ~(f_s_arrmul4_nand3_1_a_3 & f_s_arrmul4_nand3_1_b_1);
|
|
f_s_arrmul4_fa3_1_f_s_arrmul4_nand3_1_y0 = ((f_s_arrmul4_nand3_1_y0 >> 0) & 0x01);
|
|
f_s_arrmul4_fa3_1_constant_wire_1 = ((constant_wire_1 >> 0) & 0x01);
|
|
f_s_arrmul4_fa3_1_f_s_arrmul4_fa2_1_y4 = ((f_s_arrmul4_fa2_1_y4 >> 0) & 0x01);
|
|
f_s_arrmul4_fa3_1_y0 = f_s_arrmul4_fa3_1_f_s_arrmul4_nand3_1_y0 ^ f_s_arrmul4_fa3_1_constant_wire_1;
|
|
f_s_arrmul4_fa3_1_y1 = f_s_arrmul4_fa3_1_f_s_arrmul4_nand3_1_y0 & f_s_arrmul4_fa3_1_constant_wire_1;
|
|
f_s_arrmul4_fa3_1_y2 = f_s_arrmul4_fa3_1_y0 ^ f_s_arrmul4_fa3_1_f_s_arrmul4_fa2_1_y4;
|
|
f_s_arrmul4_fa3_1_y3 = f_s_arrmul4_fa3_1_y0 & f_s_arrmul4_fa3_1_f_s_arrmul4_fa2_1_y4;
|
|
f_s_arrmul4_fa3_1_y4 = f_s_arrmul4_fa3_1_y1 | f_s_arrmul4_fa3_1_y3;
|
|
f_s_arrmul4_and0_2_a_0 = a_0;
|
|
f_s_arrmul4_and0_2_b_2 = b_2;
|
|
f_s_arrmul4_and0_2_y0 = f_s_arrmul4_and0_2_a_0 & f_s_arrmul4_and0_2_b_2;
|
|
f_s_arrmul4_ha0_2_f_s_arrmul4_and0_2_y0 = ((f_s_arrmul4_and0_2_y0 >> 0) & 0x01);
|
|
f_s_arrmul4_ha0_2_f_s_arrmul4_fa1_1_y2 = ((f_s_arrmul4_fa1_1_y2 >> 0) & 0x01);
|
|
f_s_arrmul4_ha0_2_y0 = f_s_arrmul4_ha0_2_f_s_arrmul4_and0_2_y0 ^ f_s_arrmul4_ha0_2_f_s_arrmul4_fa1_1_y2;
|
|
f_s_arrmul4_ha0_2_y1 = f_s_arrmul4_ha0_2_f_s_arrmul4_and0_2_y0 & f_s_arrmul4_ha0_2_f_s_arrmul4_fa1_1_y2;
|
|
f_s_arrmul4_and1_2_a_1 = a_1;
|
|
f_s_arrmul4_and1_2_b_2 = b_2;
|
|
f_s_arrmul4_and1_2_y0 = f_s_arrmul4_and1_2_a_1 & f_s_arrmul4_and1_2_b_2;
|
|
f_s_arrmul4_fa1_2_f_s_arrmul4_and1_2_y0 = ((f_s_arrmul4_and1_2_y0 >> 0) & 0x01);
|
|
f_s_arrmul4_fa1_2_f_s_arrmul4_fa2_1_y2 = ((f_s_arrmul4_fa2_1_y2 >> 0) & 0x01);
|
|
f_s_arrmul4_fa1_2_f_s_arrmul4_ha0_2_y1 = ((f_s_arrmul4_ha0_2_y1 >> 0) & 0x01);
|
|
f_s_arrmul4_fa1_2_y0 = f_s_arrmul4_fa1_2_f_s_arrmul4_and1_2_y0 ^ f_s_arrmul4_fa1_2_f_s_arrmul4_fa2_1_y2;
|
|
f_s_arrmul4_fa1_2_y1 = f_s_arrmul4_fa1_2_f_s_arrmul4_and1_2_y0 & f_s_arrmul4_fa1_2_f_s_arrmul4_fa2_1_y2;
|
|
f_s_arrmul4_fa1_2_y2 = f_s_arrmul4_fa1_2_y0 ^ f_s_arrmul4_fa1_2_f_s_arrmul4_ha0_2_y1;
|
|
f_s_arrmul4_fa1_2_y3 = f_s_arrmul4_fa1_2_y0 & f_s_arrmul4_fa1_2_f_s_arrmul4_ha0_2_y1;
|
|
f_s_arrmul4_fa1_2_y4 = f_s_arrmul4_fa1_2_y1 | f_s_arrmul4_fa1_2_y3;
|
|
f_s_arrmul4_and2_2_a_2 = a_2;
|
|
f_s_arrmul4_and2_2_b_2 = b_2;
|
|
f_s_arrmul4_and2_2_y0 = f_s_arrmul4_and2_2_a_2 & f_s_arrmul4_and2_2_b_2;
|
|
f_s_arrmul4_fa2_2_f_s_arrmul4_and2_2_y0 = ((f_s_arrmul4_and2_2_y0 >> 0) & 0x01);
|
|
f_s_arrmul4_fa2_2_f_s_arrmul4_fa3_1_y2 = ((f_s_arrmul4_fa3_1_y2 >> 0) & 0x01);
|
|
f_s_arrmul4_fa2_2_f_s_arrmul4_fa1_2_y4 = ((f_s_arrmul4_fa1_2_y4 >> 0) & 0x01);
|
|
f_s_arrmul4_fa2_2_y0 = f_s_arrmul4_fa2_2_f_s_arrmul4_and2_2_y0 ^ f_s_arrmul4_fa2_2_f_s_arrmul4_fa3_1_y2;
|
|
f_s_arrmul4_fa2_2_y1 = f_s_arrmul4_fa2_2_f_s_arrmul4_and2_2_y0 & f_s_arrmul4_fa2_2_f_s_arrmul4_fa3_1_y2;
|
|
f_s_arrmul4_fa2_2_y2 = f_s_arrmul4_fa2_2_y0 ^ f_s_arrmul4_fa2_2_f_s_arrmul4_fa1_2_y4;
|
|
f_s_arrmul4_fa2_2_y3 = f_s_arrmul4_fa2_2_y0 & f_s_arrmul4_fa2_2_f_s_arrmul4_fa1_2_y4;
|
|
f_s_arrmul4_fa2_2_y4 = f_s_arrmul4_fa2_2_y1 | f_s_arrmul4_fa2_2_y3;
|
|
f_s_arrmul4_nand3_2_a_3 = a_3;
|
|
f_s_arrmul4_nand3_2_b_2 = b_2;
|
|
f_s_arrmul4_nand3_2_y0 = ~(f_s_arrmul4_nand3_2_a_3 & f_s_arrmul4_nand3_2_b_2);
|
|
f_s_arrmul4_fa3_2_f_s_arrmul4_nand3_2_y0 = ((f_s_arrmul4_nand3_2_y0 >> 0) & 0x01);
|
|
f_s_arrmul4_fa3_2_f_s_arrmul4_fa3_1_y4 = ((f_s_arrmul4_fa3_1_y4 >> 0) & 0x01);
|
|
f_s_arrmul4_fa3_2_f_s_arrmul4_fa2_2_y4 = ((f_s_arrmul4_fa2_2_y4 >> 0) & 0x01);
|
|
f_s_arrmul4_fa3_2_y0 = f_s_arrmul4_fa3_2_f_s_arrmul4_nand3_2_y0 ^ f_s_arrmul4_fa3_2_f_s_arrmul4_fa3_1_y4;
|
|
f_s_arrmul4_fa3_2_y1 = f_s_arrmul4_fa3_2_f_s_arrmul4_nand3_2_y0 & f_s_arrmul4_fa3_2_f_s_arrmul4_fa3_1_y4;
|
|
f_s_arrmul4_fa3_2_y2 = f_s_arrmul4_fa3_2_y0 ^ f_s_arrmul4_fa3_2_f_s_arrmul4_fa2_2_y4;
|
|
f_s_arrmul4_fa3_2_y3 = f_s_arrmul4_fa3_2_y0 & f_s_arrmul4_fa3_2_f_s_arrmul4_fa2_2_y4;
|
|
f_s_arrmul4_fa3_2_y4 = f_s_arrmul4_fa3_2_y1 | f_s_arrmul4_fa3_2_y3;
|
|
f_s_arrmul4_nand0_3_a_0 = a_0;
|
|
f_s_arrmul4_nand0_3_b_3 = b_3;
|
|
f_s_arrmul4_nand0_3_y0 = ~(f_s_arrmul4_nand0_3_a_0 & f_s_arrmul4_nand0_3_b_3);
|
|
f_s_arrmul4_ha0_3_f_s_arrmul4_nand0_3_y0 = ((f_s_arrmul4_nand0_3_y0 >> 0) & 0x01);
|
|
f_s_arrmul4_ha0_3_f_s_arrmul4_fa1_2_y2 = ((f_s_arrmul4_fa1_2_y2 >> 0) & 0x01);
|
|
f_s_arrmul4_ha0_3_y0 = f_s_arrmul4_ha0_3_f_s_arrmul4_nand0_3_y0 ^ f_s_arrmul4_ha0_3_f_s_arrmul4_fa1_2_y2;
|
|
f_s_arrmul4_ha0_3_y1 = f_s_arrmul4_ha0_3_f_s_arrmul4_nand0_3_y0 & f_s_arrmul4_ha0_3_f_s_arrmul4_fa1_2_y2;
|
|
f_s_arrmul4_nand1_3_a_1 = a_1;
|
|
f_s_arrmul4_nand1_3_b_3 = b_3;
|
|
f_s_arrmul4_nand1_3_y0 = ~(f_s_arrmul4_nand1_3_a_1 & f_s_arrmul4_nand1_3_b_3);
|
|
f_s_arrmul4_fa1_3_f_s_arrmul4_nand1_3_y0 = ((f_s_arrmul4_nand1_3_y0 >> 0) & 0x01);
|
|
f_s_arrmul4_fa1_3_f_s_arrmul4_fa2_2_y2 = ((f_s_arrmul4_fa2_2_y2 >> 0) & 0x01);
|
|
f_s_arrmul4_fa1_3_f_s_arrmul4_ha0_3_y1 = ((f_s_arrmul4_ha0_3_y1 >> 0) & 0x01);
|
|
f_s_arrmul4_fa1_3_y0 = f_s_arrmul4_fa1_3_f_s_arrmul4_nand1_3_y0 ^ f_s_arrmul4_fa1_3_f_s_arrmul4_fa2_2_y2;
|
|
f_s_arrmul4_fa1_3_y1 = f_s_arrmul4_fa1_3_f_s_arrmul4_nand1_3_y0 & f_s_arrmul4_fa1_3_f_s_arrmul4_fa2_2_y2;
|
|
f_s_arrmul4_fa1_3_y2 = f_s_arrmul4_fa1_3_y0 ^ f_s_arrmul4_fa1_3_f_s_arrmul4_ha0_3_y1;
|
|
f_s_arrmul4_fa1_3_y3 = f_s_arrmul4_fa1_3_y0 & f_s_arrmul4_fa1_3_f_s_arrmul4_ha0_3_y1;
|
|
f_s_arrmul4_fa1_3_y4 = f_s_arrmul4_fa1_3_y1 | f_s_arrmul4_fa1_3_y3;
|
|
f_s_arrmul4_nand2_3_a_2 = a_2;
|
|
f_s_arrmul4_nand2_3_b_3 = b_3;
|
|
f_s_arrmul4_nand2_3_y0 = ~(f_s_arrmul4_nand2_3_a_2 & f_s_arrmul4_nand2_3_b_3);
|
|
f_s_arrmul4_fa2_3_f_s_arrmul4_nand2_3_y0 = ((f_s_arrmul4_nand2_3_y0 >> 0) & 0x01);
|
|
f_s_arrmul4_fa2_3_f_s_arrmul4_fa3_2_y2 = ((f_s_arrmul4_fa3_2_y2 >> 0) & 0x01);
|
|
f_s_arrmul4_fa2_3_f_s_arrmul4_fa1_3_y4 = ((f_s_arrmul4_fa1_3_y4 >> 0) & 0x01);
|
|
f_s_arrmul4_fa2_3_y0 = f_s_arrmul4_fa2_3_f_s_arrmul4_nand2_3_y0 ^ f_s_arrmul4_fa2_3_f_s_arrmul4_fa3_2_y2;
|
|
f_s_arrmul4_fa2_3_y1 = f_s_arrmul4_fa2_3_f_s_arrmul4_nand2_3_y0 & f_s_arrmul4_fa2_3_f_s_arrmul4_fa3_2_y2;
|
|
f_s_arrmul4_fa2_3_y2 = f_s_arrmul4_fa2_3_y0 ^ f_s_arrmul4_fa2_3_f_s_arrmul4_fa1_3_y4;
|
|
f_s_arrmul4_fa2_3_y3 = f_s_arrmul4_fa2_3_y0 & f_s_arrmul4_fa2_3_f_s_arrmul4_fa1_3_y4;
|
|
f_s_arrmul4_fa2_3_y4 = f_s_arrmul4_fa2_3_y1 | f_s_arrmul4_fa2_3_y3;
|
|
f_s_arrmul4_and3_3_a_3 = a_3;
|
|
f_s_arrmul4_and3_3_b_3 = b_3;
|
|
f_s_arrmul4_and3_3_y0 = f_s_arrmul4_and3_3_a_3 & f_s_arrmul4_and3_3_b_3;
|
|
f_s_arrmul4_fa3_3_f_s_arrmul4_and3_3_y0 = ((f_s_arrmul4_and3_3_y0 >> 0) & 0x01);
|
|
f_s_arrmul4_fa3_3_f_s_arrmul4_fa3_2_y4 = ((f_s_arrmul4_fa3_2_y4 >> 0) & 0x01);
|
|
f_s_arrmul4_fa3_3_f_s_arrmul4_fa2_3_y4 = ((f_s_arrmul4_fa2_3_y4 >> 0) & 0x01);
|
|
f_s_arrmul4_fa3_3_y0 = f_s_arrmul4_fa3_3_f_s_arrmul4_and3_3_y0 ^ f_s_arrmul4_fa3_3_f_s_arrmul4_fa3_2_y4;
|
|
f_s_arrmul4_fa3_3_y1 = f_s_arrmul4_fa3_3_f_s_arrmul4_and3_3_y0 & f_s_arrmul4_fa3_3_f_s_arrmul4_fa3_2_y4;
|
|
f_s_arrmul4_fa3_3_y2 = f_s_arrmul4_fa3_3_y0 ^ f_s_arrmul4_fa3_3_f_s_arrmul4_fa2_3_y4;
|
|
f_s_arrmul4_fa3_3_y3 = f_s_arrmul4_fa3_3_y0 & f_s_arrmul4_fa3_3_f_s_arrmul4_fa2_3_y4;
|
|
f_s_arrmul4_fa3_3_y4 = f_s_arrmul4_fa3_3_y1 | f_s_arrmul4_fa3_3_y3;
|
|
f_s_arrmul4_xor4_3_f_s_arrmul4_fa3_3_y4 = f_s_arrmul4_fa3_3_y4;
|
|
f_s_arrmul4_xor4_3_constant_wire_1 = constant_wire_1;
|
|
f_s_arrmul4_xor4_3_y0 = f_s_arrmul4_xor4_3_f_s_arrmul4_fa3_3_y4 ^ f_s_arrmul4_xor4_3_constant_wire_1;
|
|
|
|
out |= (f_s_arrmul4_and0_0_y0 & 0x01) << 0;
|
|
out |= (f_s_arrmul4_ha0_1_y0 & 0x01) << 1;
|
|
out |= (f_s_arrmul4_ha0_2_y0 & 0x01) << 2;
|
|
out |= (f_s_arrmul4_ha0_3_y0 & 0x01) << 3;
|
|
out |= (f_s_arrmul4_fa1_3_y2 & 0x01) << 4;
|
|
out |= (f_s_arrmul4_fa2_3_y2 & 0x01) << 5;
|
|
out |= (f_s_arrmul4_fa3_3_y2 & 0x01) << 6;
|
|
out |= (f_s_arrmul4_xor4_3_y0 & 0x01) << 7;
|
|
return out;
|
|
} |