mirror of
https://github.com/ehw-fit/ariths-gen.git
synced 2025-04-20 13:51:23 +01:00
3 lines
76 B
Verilog
3 lines
76 B
Verilog
module not_gate(input a, output not_gate);
|
|
assign not_gate = ~a;
|
|
endmodule |