mirror of
https://github.com/ehw-fit/ariths-gen.git
synced 2025-04-28 09:41:45 +01:00
3 lines
81 B
Verilog
3 lines
81 B
Verilog
module or_gate(input _a, input _b, output _y0);
|
|
assign _y0 = _a | _b;
|
|
endmodule |