mirror of
https://github.com/ehw-fit/ariths-gen.git
synced 2025-04-20 05:41:25 +01:00
203 lines
18 KiB
C
203 lines
18 KiB
C
#include <stdio.h>
|
|
#include <stdint.h>
|
|
|
|
int64_t s_CSAwallace_cla4(int64_t a, int64_t b){
|
|
int8_t s_CSAwallace_cla4_out = 0;
|
|
uint8_t s_CSAwallace_cla4_and_0_0 = 0;
|
|
uint8_t s_CSAwallace_cla4_and_1_0 = 0;
|
|
uint8_t s_CSAwallace_cla4_and_2_0 = 0;
|
|
uint8_t s_CSAwallace_cla4_nand_3_0 = 0;
|
|
uint8_t s_CSAwallace_cla4_and_0_1 = 0;
|
|
uint8_t s_CSAwallace_cla4_and_1_1 = 0;
|
|
uint8_t s_CSAwallace_cla4_and_2_1 = 0;
|
|
uint8_t s_CSAwallace_cla4_nand_3_1 = 0;
|
|
uint8_t s_CSAwallace_cla4_and_0_2 = 0;
|
|
uint8_t s_CSAwallace_cla4_and_1_2 = 0;
|
|
uint8_t s_CSAwallace_cla4_and_2_2 = 0;
|
|
uint8_t s_CSAwallace_cla4_nand_3_2 = 0;
|
|
uint8_t s_CSAwallace_cla4_nand_0_3 = 0;
|
|
uint8_t s_CSAwallace_cla4_nand_1_3 = 0;
|
|
uint8_t s_CSAwallace_cla4_nand_2_3 = 0;
|
|
uint8_t s_CSAwallace_cla4_and_3_3 = 0;
|
|
uint8_t s_CSAwallace_cla4_csa0_csa_component_fa1_xor0 = 0;
|
|
uint8_t s_CSAwallace_cla4_csa0_csa_component_fa1_and0 = 0;
|
|
uint8_t s_CSAwallace_cla4_csa0_csa_component_fa2_xor0 = 0;
|
|
uint8_t s_CSAwallace_cla4_csa0_csa_component_fa2_and0 = 0;
|
|
uint8_t s_CSAwallace_cla4_csa0_csa_component_fa2_xor1 = 0;
|
|
uint8_t s_CSAwallace_cla4_csa0_csa_component_fa2_and1 = 0;
|
|
uint8_t s_CSAwallace_cla4_csa0_csa_component_fa2_or0 = 0;
|
|
uint8_t s_CSAwallace_cla4_csa0_csa_component_fa3_xor0 = 0;
|
|
uint8_t s_CSAwallace_cla4_csa0_csa_component_fa3_and0 = 0;
|
|
uint8_t s_CSAwallace_cla4_csa0_csa_component_fa3_xor1 = 0;
|
|
uint8_t s_CSAwallace_cla4_csa0_csa_component_fa3_and1 = 0;
|
|
uint8_t s_CSAwallace_cla4_csa0_csa_component_fa3_or0 = 0;
|
|
uint8_t s_CSAwallace_cla4_csa0_csa_component_fa4_xor0 = 0;
|
|
uint8_t s_CSAwallace_cla4_csa0_csa_component_fa4_xor1 = 0;
|
|
uint8_t s_CSAwallace_cla4_csa0_csa_component_fa4_and1 = 0;
|
|
uint8_t s_CSAwallace_cla4_csa0_csa_component_fa4_or0 = 0;
|
|
uint8_t s_CSAwallace_cla4_csa1_csa_component_fa2_xor0 = 0;
|
|
uint8_t s_CSAwallace_cla4_csa1_csa_component_fa2_and0 = 0;
|
|
uint8_t s_CSAwallace_cla4_csa1_csa_component_fa3_xor0 = 0;
|
|
uint8_t s_CSAwallace_cla4_csa1_csa_component_fa3_and0 = 0;
|
|
uint8_t s_CSAwallace_cla4_csa1_csa_component_fa3_xor1 = 0;
|
|
uint8_t s_CSAwallace_cla4_csa1_csa_component_fa3_and1 = 0;
|
|
uint8_t s_CSAwallace_cla4_csa1_csa_component_fa3_or0 = 0;
|
|
uint8_t s_CSAwallace_cla4_csa1_csa_component_fa4_xor0 = 0;
|
|
uint8_t s_CSAwallace_cla4_csa1_csa_component_fa4_and0 = 0;
|
|
uint8_t s_CSAwallace_cla4_csa1_csa_component_fa4_xor1 = 0;
|
|
uint8_t s_CSAwallace_cla4_csa1_csa_component_fa4_and1 = 0;
|
|
uint8_t s_CSAwallace_cla4_csa1_csa_component_fa4_or0 = 0;
|
|
uint8_t s_CSAwallace_cla4_csa1_csa_component_fa5_xor0 = 0;
|
|
uint8_t s_CSAwallace_cla4_csa1_csa_component_fa5_and0 = 0;
|
|
uint8_t s_CSAwallace_cla4_csa1_csa_component_fa5_xor1 = 0;
|
|
uint8_t s_CSAwallace_cla4_csa1_csa_component_fa5_and1 = 0;
|
|
uint8_t s_CSAwallace_cla4_csa1_csa_component_fa5_or0 = 0;
|
|
uint8_t s_CSAwallace_cla4_u_cla8_and0 = 0;
|
|
uint8_t s_CSAwallace_cla4_u_cla8_pg_logic3_or0 = 0;
|
|
uint8_t s_CSAwallace_cla4_u_cla8_pg_logic3_and0 = 0;
|
|
uint8_t s_CSAwallace_cla4_u_cla8_pg_logic3_xor0 = 0;
|
|
uint8_t s_CSAwallace_cla4_u_cla8_and1 = 0;
|
|
uint8_t s_CSAwallace_cla4_u_cla8_and2 = 0;
|
|
uint8_t s_CSAwallace_cla4_u_cla8_pg_logic4_or0 = 0;
|
|
uint8_t s_CSAwallace_cla4_u_cla8_pg_logic4_and0 = 0;
|
|
uint8_t s_CSAwallace_cla4_u_cla8_pg_logic4_xor0 = 0;
|
|
uint8_t s_CSAwallace_cla4_u_cla8_xor4 = 0;
|
|
uint8_t s_CSAwallace_cla4_u_cla8_and3 = 0;
|
|
uint8_t s_CSAwallace_cla4_u_cla8_or0 = 0;
|
|
uint8_t s_CSAwallace_cla4_u_cla8_pg_logic5_or0 = 0;
|
|
uint8_t s_CSAwallace_cla4_u_cla8_pg_logic5_and0 = 0;
|
|
uint8_t s_CSAwallace_cla4_u_cla8_pg_logic5_xor0 = 0;
|
|
uint8_t s_CSAwallace_cla4_u_cla8_xor5 = 0;
|
|
uint8_t s_CSAwallace_cla4_u_cla8_and4 = 0;
|
|
uint8_t s_CSAwallace_cla4_u_cla8_and5 = 0;
|
|
uint8_t s_CSAwallace_cla4_u_cla8_and6 = 0;
|
|
uint8_t s_CSAwallace_cla4_u_cla8_or1 = 0;
|
|
uint8_t s_CSAwallace_cla4_u_cla8_or2 = 0;
|
|
uint8_t s_CSAwallace_cla4_u_cla8_pg_logic6_or0 = 0;
|
|
uint8_t s_CSAwallace_cla4_u_cla8_pg_logic6_and0 = 0;
|
|
uint8_t s_CSAwallace_cla4_u_cla8_pg_logic6_xor0 = 0;
|
|
uint8_t s_CSAwallace_cla4_u_cla8_xor6 = 0;
|
|
uint8_t s_CSAwallace_cla4_u_cla8_and7 = 0;
|
|
uint8_t s_CSAwallace_cla4_u_cla8_and8 = 0;
|
|
uint8_t s_CSAwallace_cla4_u_cla8_and9 = 0;
|
|
uint8_t s_CSAwallace_cla4_u_cla8_and10 = 0;
|
|
uint8_t s_CSAwallace_cla4_u_cla8_and11 = 0;
|
|
uint8_t s_CSAwallace_cla4_u_cla8_and12 = 0;
|
|
uint8_t s_CSAwallace_cla4_u_cla8_or3 = 0;
|
|
uint8_t s_CSAwallace_cla4_u_cla8_or4 = 0;
|
|
uint8_t s_CSAwallace_cla4_u_cla8_or5 = 0;
|
|
uint8_t s_CSAwallace_cla4_u_cla8_and13 = 0;
|
|
uint8_t s_CSAwallace_cla4_u_cla8_and14 = 0;
|
|
uint8_t s_CSAwallace_cla4_u_cla8_and15 = 0;
|
|
uint8_t s_CSAwallace_cla4_u_cla8_and16 = 0;
|
|
uint8_t s_CSAwallace_cla4_u_cla8_and17 = 0;
|
|
uint8_t s_CSAwallace_cla4_u_cla8_and18 = 0;
|
|
uint8_t s_CSAwallace_cla4_u_cla8_or6 = 0;
|
|
uint8_t s_CSAwallace_cla4_u_cla8_or7 = 0;
|
|
uint8_t s_CSAwallace_cla4_u_cla8_or8 = 0;
|
|
uint8_t s_CSAwallace_cla4_xor0 = 0;
|
|
|
|
s_CSAwallace_cla4_and_0_0 = ((a >> 0) & 0x01) & ((b >> 0) & 0x01);
|
|
s_CSAwallace_cla4_and_1_0 = ((a >> 1) & 0x01) & ((b >> 0) & 0x01);
|
|
s_CSAwallace_cla4_and_2_0 = ((a >> 2) & 0x01) & ((b >> 0) & 0x01);
|
|
s_CSAwallace_cla4_nand_3_0 = ~(((a >> 3) & 0x01) & ((b >> 0) & 0x01)) & 0x01;
|
|
s_CSAwallace_cla4_and_0_1 = ((a >> 0) & 0x01) & ((b >> 1) & 0x01);
|
|
s_CSAwallace_cla4_and_1_1 = ((a >> 1) & 0x01) & ((b >> 1) & 0x01);
|
|
s_CSAwallace_cla4_and_2_1 = ((a >> 2) & 0x01) & ((b >> 1) & 0x01);
|
|
s_CSAwallace_cla4_nand_3_1 = ~(((a >> 3) & 0x01) & ((b >> 1) & 0x01)) & 0x01;
|
|
s_CSAwallace_cla4_and_0_2 = ((a >> 0) & 0x01) & ((b >> 2) & 0x01);
|
|
s_CSAwallace_cla4_and_1_2 = ((a >> 1) & 0x01) & ((b >> 2) & 0x01);
|
|
s_CSAwallace_cla4_and_2_2 = ((a >> 2) & 0x01) & ((b >> 2) & 0x01);
|
|
s_CSAwallace_cla4_nand_3_2 = ~(((a >> 3) & 0x01) & ((b >> 2) & 0x01)) & 0x01;
|
|
s_CSAwallace_cla4_nand_0_3 = ~(((a >> 0) & 0x01) & ((b >> 3) & 0x01)) & 0x01;
|
|
s_CSAwallace_cla4_nand_1_3 = ~(((a >> 1) & 0x01) & ((b >> 3) & 0x01)) & 0x01;
|
|
s_CSAwallace_cla4_nand_2_3 = ~(((a >> 2) & 0x01) & ((b >> 3) & 0x01)) & 0x01;
|
|
s_CSAwallace_cla4_and_3_3 = ((a >> 3) & 0x01) & ((b >> 3) & 0x01);
|
|
s_CSAwallace_cla4_csa0_csa_component_fa1_xor0 = ((s_CSAwallace_cla4_and_1_0 >> 0) & 0x01) ^ ((s_CSAwallace_cla4_and_0_1 >> 0) & 0x01);
|
|
s_CSAwallace_cla4_csa0_csa_component_fa1_and0 = ((s_CSAwallace_cla4_and_1_0 >> 0) & 0x01) & ((s_CSAwallace_cla4_and_0_1 >> 0) & 0x01);
|
|
s_CSAwallace_cla4_csa0_csa_component_fa2_xor0 = ((s_CSAwallace_cla4_and_2_0 >> 0) & 0x01) ^ ((s_CSAwallace_cla4_and_1_1 >> 0) & 0x01);
|
|
s_CSAwallace_cla4_csa0_csa_component_fa2_and0 = ((s_CSAwallace_cla4_and_2_0 >> 0) & 0x01) & ((s_CSAwallace_cla4_and_1_1 >> 0) & 0x01);
|
|
s_CSAwallace_cla4_csa0_csa_component_fa2_xor1 = ((s_CSAwallace_cla4_csa0_csa_component_fa2_xor0 >> 0) & 0x01) ^ ((s_CSAwallace_cla4_and_0_2 >> 0) & 0x01);
|
|
s_CSAwallace_cla4_csa0_csa_component_fa2_and1 = ((s_CSAwallace_cla4_csa0_csa_component_fa2_xor0 >> 0) & 0x01) & ((s_CSAwallace_cla4_and_0_2 >> 0) & 0x01);
|
|
s_CSAwallace_cla4_csa0_csa_component_fa2_or0 = ((s_CSAwallace_cla4_csa0_csa_component_fa2_and0 >> 0) & 0x01) | ((s_CSAwallace_cla4_csa0_csa_component_fa2_and1 >> 0) & 0x01);
|
|
s_CSAwallace_cla4_csa0_csa_component_fa3_xor0 = ((s_CSAwallace_cla4_nand_3_0 >> 0) & 0x01) ^ ((s_CSAwallace_cla4_and_2_1 >> 0) & 0x01);
|
|
s_CSAwallace_cla4_csa0_csa_component_fa3_and0 = ((s_CSAwallace_cla4_nand_3_0 >> 0) & 0x01) & ((s_CSAwallace_cla4_and_2_1 >> 0) & 0x01);
|
|
s_CSAwallace_cla4_csa0_csa_component_fa3_xor1 = ((s_CSAwallace_cla4_csa0_csa_component_fa3_xor0 >> 0) & 0x01) ^ ((s_CSAwallace_cla4_and_1_2 >> 0) & 0x01);
|
|
s_CSAwallace_cla4_csa0_csa_component_fa3_and1 = ((s_CSAwallace_cla4_csa0_csa_component_fa3_xor0 >> 0) & 0x01) & ((s_CSAwallace_cla4_and_1_2 >> 0) & 0x01);
|
|
s_CSAwallace_cla4_csa0_csa_component_fa3_or0 = ((s_CSAwallace_cla4_csa0_csa_component_fa3_and0 >> 0) & 0x01) | ((s_CSAwallace_cla4_csa0_csa_component_fa3_and1 >> 0) & 0x01);
|
|
s_CSAwallace_cla4_csa0_csa_component_fa4_xor0 = ~(((s_CSAwallace_cla4_nand_3_1 >> 0) & 0x01)) & 0x01;
|
|
s_CSAwallace_cla4_csa0_csa_component_fa4_xor1 = ((s_CSAwallace_cla4_csa0_csa_component_fa4_xor0 >> 0) & 0x01) ^ ((s_CSAwallace_cla4_and_2_2 >> 0) & 0x01);
|
|
s_CSAwallace_cla4_csa0_csa_component_fa4_and1 = ((s_CSAwallace_cla4_csa0_csa_component_fa4_xor0 >> 0) & 0x01) & ((s_CSAwallace_cla4_and_2_2 >> 0) & 0x01);
|
|
s_CSAwallace_cla4_csa0_csa_component_fa4_or0 = ((s_CSAwallace_cla4_nand_3_1 >> 0) & 0x01) | ((s_CSAwallace_cla4_csa0_csa_component_fa4_and1 >> 0) & 0x01);
|
|
s_CSAwallace_cla4_csa1_csa_component_fa2_xor0 = ((s_CSAwallace_cla4_csa0_csa_component_fa2_xor1 >> 0) & 0x01) ^ ((s_CSAwallace_cla4_csa0_csa_component_fa1_and0 >> 0) & 0x01);
|
|
s_CSAwallace_cla4_csa1_csa_component_fa2_and0 = ((s_CSAwallace_cla4_csa0_csa_component_fa2_xor1 >> 0) & 0x01) & ((s_CSAwallace_cla4_csa0_csa_component_fa1_and0 >> 0) & 0x01);
|
|
s_CSAwallace_cla4_csa1_csa_component_fa3_xor0 = ((s_CSAwallace_cla4_csa0_csa_component_fa3_xor1 >> 0) & 0x01) ^ ((s_CSAwallace_cla4_csa0_csa_component_fa2_or0 >> 0) & 0x01);
|
|
s_CSAwallace_cla4_csa1_csa_component_fa3_and0 = ((s_CSAwallace_cla4_csa0_csa_component_fa3_xor1 >> 0) & 0x01) & ((s_CSAwallace_cla4_csa0_csa_component_fa2_or0 >> 0) & 0x01);
|
|
s_CSAwallace_cla4_csa1_csa_component_fa3_xor1 = ((s_CSAwallace_cla4_csa1_csa_component_fa3_xor0 >> 0) & 0x01) ^ ((s_CSAwallace_cla4_nand_0_3 >> 0) & 0x01);
|
|
s_CSAwallace_cla4_csa1_csa_component_fa3_and1 = ((s_CSAwallace_cla4_csa1_csa_component_fa3_xor0 >> 0) & 0x01) & ((s_CSAwallace_cla4_nand_0_3 >> 0) & 0x01);
|
|
s_CSAwallace_cla4_csa1_csa_component_fa3_or0 = ((s_CSAwallace_cla4_csa1_csa_component_fa3_and0 >> 0) & 0x01) | ((s_CSAwallace_cla4_csa1_csa_component_fa3_and1 >> 0) & 0x01);
|
|
s_CSAwallace_cla4_csa1_csa_component_fa4_xor0 = ((s_CSAwallace_cla4_csa0_csa_component_fa4_xor1 >> 0) & 0x01) ^ ((s_CSAwallace_cla4_csa0_csa_component_fa3_or0 >> 0) & 0x01);
|
|
s_CSAwallace_cla4_csa1_csa_component_fa4_and0 = ((s_CSAwallace_cla4_csa0_csa_component_fa4_xor1 >> 0) & 0x01) & ((s_CSAwallace_cla4_csa0_csa_component_fa3_or0 >> 0) & 0x01);
|
|
s_CSAwallace_cla4_csa1_csa_component_fa4_xor1 = ((s_CSAwallace_cla4_csa1_csa_component_fa4_xor0 >> 0) & 0x01) ^ ((s_CSAwallace_cla4_nand_1_3 >> 0) & 0x01);
|
|
s_CSAwallace_cla4_csa1_csa_component_fa4_and1 = ((s_CSAwallace_cla4_csa1_csa_component_fa4_xor0 >> 0) & 0x01) & ((s_CSAwallace_cla4_nand_1_3 >> 0) & 0x01);
|
|
s_CSAwallace_cla4_csa1_csa_component_fa4_or0 = ((s_CSAwallace_cla4_csa1_csa_component_fa4_and0 >> 0) & 0x01) | ((s_CSAwallace_cla4_csa1_csa_component_fa4_and1 >> 0) & 0x01);
|
|
s_CSAwallace_cla4_csa1_csa_component_fa5_xor0 = ((s_CSAwallace_cla4_nand_3_2 >> 0) & 0x01) ^ ((s_CSAwallace_cla4_csa0_csa_component_fa4_or0 >> 0) & 0x01);
|
|
s_CSAwallace_cla4_csa1_csa_component_fa5_and0 = ((s_CSAwallace_cla4_nand_3_2 >> 0) & 0x01) & ((s_CSAwallace_cla4_csa0_csa_component_fa4_or0 >> 0) & 0x01);
|
|
s_CSAwallace_cla4_csa1_csa_component_fa5_xor1 = ((s_CSAwallace_cla4_csa1_csa_component_fa5_xor0 >> 0) & 0x01) ^ ((s_CSAwallace_cla4_nand_2_3 >> 0) & 0x01);
|
|
s_CSAwallace_cla4_csa1_csa_component_fa5_and1 = ((s_CSAwallace_cla4_csa1_csa_component_fa5_xor0 >> 0) & 0x01) & ((s_CSAwallace_cla4_nand_2_3 >> 0) & 0x01);
|
|
s_CSAwallace_cla4_csa1_csa_component_fa5_or0 = ((s_CSAwallace_cla4_csa1_csa_component_fa5_and0 >> 0) & 0x01) | ((s_CSAwallace_cla4_csa1_csa_component_fa5_and1 >> 0) & 0x01);
|
|
s_CSAwallace_cla4_u_cla8_and0 = ((s_CSAwallace_cla4_csa1_csa_component_fa2_xor0 >> 0) & 0x01) & ((s_CSAwallace_cla4_and_0_0 >> 0) & 0x01);
|
|
s_CSAwallace_cla4_u_cla8_pg_logic3_or0 = ((s_CSAwallace_cla4_csa1_csa_component_fa3_xor1 >> 0) & 0x01) | ((s_CSAwallace_cla4_csa1_csa_component_fa2_and0 >> 0) & 0x01);
|
|
s_CSAwallace_cla4_u_cla8_pg_logic3_and0 = ((s_CSAwallace_cla4_csa1_csa_component_fa3_xor1 >> 0) & 0x01) & ((s_CSAwallace_cla4_csa1_csa_component_fa2_and0 >> 0) & 0x01);
|
|
s_CSAwallace_cla4_u_cla8_pg_logic3_xor0 = ((s_CSAwallace_cla4_csa1_csa_component_fa3_xor1 >> 0) & 0x01) ^ ((s_CSAwallace_cla4_csa1_csa_component_fa2_and0 >> 0) & 0x01);
|
|
s_CSAwallace_cla4_u_cla8_and1 = ((s_CSAwallace_cla4_u_cla8_pg_logic3_or0 >> 0) & 0x01) & ((s_CSAwallace_cla4_csa0_csa_component_fa1_xor0 >> 0) & 0x01);
|
|
s_CSAwallace_cla4_u_cla8_and2 = ((s_CSAwallace_cla4_u_cla8_pg_logic3_or0 >> 0) & 0x01) & ((s_CSAwallace_cla4_csa0_csa_component_fa1_xor0 >> 0) & 0x01);
|
|
s_CSAwallace_cla4_u_cla8_pg_logic4_or0 = ((s_CSAwallace_cla4_csa1_csa_component_fa4_xor1 >> 0) & 0x01) | ((s_CSAwallace_cla4_csa1_csa_component_fa3_or0 >> 0) & 0x01);
|
|
s_CSAwallace_cla4_u_cla8_pg_logic4_and0 = ((s_CSAwallace_cla4_csa1_csa_component_fa4_xor1 >> 0) & 0x01) & ((s_CSAwallace_cla4_csa1_csa_component_fa3_or0 >> 0) & 0x01);
|
|
s_CSAwallace_cla4_u_cla8_pg_logic4_xor0 = ((s_CSAwallace_cla4_csa1_csa_component_fa4_xor1 >> 0) & 0x01) ^ ((s_CSAwallace_cla4_csa1_csa_component_fa3_or0 >> 0) & 0x01);
|
|
s_CSAwallace_cla4_u_cla8_xor4 = ((s_CSAwallace_cla4_u_cla8_pg_logic4_xor0 >> 0) & 0x01) ^ ((s_CSAwallace_cla4_u_cla8_pg_logic3_and0 >> 0) & 0x01);
|
|
s_CSAwallace_cla4_u_cla8_and3 = ((s_CSAwallace_cla4_u_cla8_pg_logic3_and0 >> 0) & 0x01) & ((s_CSAwallace_cla4_u_cla8_pg_logic4_or0 >> 0) & 0x01);
|
|
s_CSAwallace_cla4_u_cla8_or0 = ((s_CSAwallace_cla4_u_cla8_pg_logic4_and0 >> 0) & 0x01) | ((s_CSAwallace_cla4_u_cla8_and3 >> 0) & 0x01);
|
|
s_CSAwallace_cla4_u_cla8_pg_logic5_or0 = ((s_CSAwallace_cla4_csa1_csa_component_fa5_xor1 >> 0) & 0x01) | ((s_CSAwallace_cla4_csa1_csa_component_fa4_or0 >> 0) & 0x01);
|
|
s_CSAwallace_cla4_u_cla8_pg_logic5_and0 = ((s_CSAwallace_cla4_csa1_csa_component_fa5_xor1 >> 0) & 0x01) & ((s_CSAwallace_cla4_csa1_csa_component_fa4_or0 >> 0) & 0x01);
|
|
s_CSAwallace_cla4_u_cla8_pg_logic5_xor0 = ((s_CSAwallace_cla4_csa1_csa_component_fa5_xor1 >> 0) & 0x01) ^ ((s_CSAwallace_cla4_csa1_csa_component_fa4_or0 >> 0) & 0x01);
|
|
s_CSAwallace_cla4_u_cla8_xor5 = ((s_CSAwallace_cla4_u_cla8_pg_logic5_xor0 >> 0) & 0x01) ^ ((s_CSAwallace_cla4_u_cla8_or0 >> 0) & 0x01);
|
|
s_CSAwallace_cla4_u_cla8_and4 = ((s_CSAwallace_cla4_u_cla8_pg_logic3_and0 >> 0) & 0x01) & ((s_CSAwallace_cla4_u_cla8_pg_logic5_or0 >> 0) & 0x01);
|
|
s_CSAwallace_cla4_u_cla8_and5 = ((s_CSAwallace_cla4_u_cla8_and4 >> 0) & 0x01) & ((s_CSAwallace_cla4_u_cla8_pg_logic4_or0 >> 0) & 0x01);
|
|
s_CSAwallace_cla4_u_cla8_and6 = ((s_CSAwallace_cla4_u_cla8_pg_logic4_and0 >> 0) & 0x01) & ((s_CSAwallace_cla4_u_cla8_pg_logic5_or0 >> 0) & 0x01);
|
|
s_CSAwallace_cla4_u_cla8_or1 = ((s_CSAwallace_cla4_u_cla8_and5 >> 0) & 0x01) | ((s_CSAwallace_cla4_u_cla8_and6 >> 0) & 0x01);
|
|
s_CSAwallace_cla4_u_cla8_or2 = ((s_CSAwallace_cla4_u_cla8_pg_logic5_and0 >> 0) & 0x01) | ((s_CSAwallace_cla4_u_cla8_or1 >> 0) & 0x01);
|
|
s_CSAwallace_cla4_u_cla8_pg_logic6_or0 = ((s_CSAwallace_cla4_and_3_3 >> 0) & 0x01) | ((s_CSAwallace_cla4_csa1_csa_component_fa5_or0 >> 0) & 0x01);
|
|
s_CSAwallace_cla4_u_cla8_pg_logic6_and0 = ((s_CSAwallace_cla4_and_3_3 >> 0) & 0x01) & ((s_CSAwallace_cla4_csa1_csa_component_fa5_or0 >> 0) & 0x01);
|
|
s_CSAwallace_cla4_u_cla8_pg_logic6_xor0 = ((s_CSAwallace_cla4_and_3_3 >> 0) & 0x01) ^ ((s_CSAwallace_cla4_csa1_csa_component_fa5_or0 >> 0) & 0x01);
|
|
s_CSAwallace_cla4_u_cla8_xor6 = ((s_CSAwallace_cla4_u_cla8_pg_logic6_xor0 >> 0) & 0x01) ^ ((s_CSAwallace_cla4_u_cla8_or2 >> 0) & 0x01);
|
|
s_CSAwallace_cla4_u_cla8_and7 = ((s_CSAwallace_cla4_u_cla8_pg_logic3_and0 >> 0) & 0x01) & ((s_CSAwallace_cla4_u_cla8_pg_logic5_or0 >> 0) & 0x01);
|
|
s_CSAwallace_cla4_u_cla8_and8 = ((s_CSAwallace_cla4_u_cla8_pg_logic6_or0 >> 0) & 0x01) & ((s_CSAwallace_cla4_u_cla8_pg_logic4_or0 >> 0) & 0x01);
|
|
s_CSAwallace_cla4_u_cla8_and9 = ((s_CSAwallace_cla4_u_cla8_and7 >> 0) & 0x01) & ((s_CSAwallace_cla4_u_cla8_and8 >> 0) & 0x01);
|
|
s_CSAwallace_cla4_u_cla8_and10 = ((s_CSAwallace_cla4_u_cla8_pg_logic4_and0 >> 0) & 0x01) & ((s_CSAwallace_cla4_u_cla8_pg_logic6_or0 >> 0) & 0x01);
|
|
s_CSAwallace_cla4_u_cla8_and11 = ((s_CSAwallace_cla4_u_cla8_and10 >> 0) & 0x01) & ((s_CSAwallace_cla4_u_cla8_pg_logic5_or0 >> 0) & 0x01);
|
|
s_CSAwallace_cla4_u_cla8_and12 = ((s_CSAwallace_cla4_u_cla8_pg_logic5_and0 >> 0) & 0x01) & ((s_CSAwallace_cla4_u_cla8_pg_logic6_or0 >> 0) & 0x01);
|
|
s_CSAwallace_cla4_u_cla8_or3 = ((s_CSAwallace_cla4_u_cla8_and9 >> 0) & 0x01) | ((s_CSAwallace_cla4_u_cla8_and11 >> 0) & 0x01);
|
|
s_CSAwallace_cla4_u_cla8_or4 = ((s_CSAwallace_cla4_u_cla8_or3 >> 0) & 0x01) | ((s_CSAwallace_cla4_u_cla8_and12 >> 0) & 0x01);
|
|
s_CSAwallace_cla4_u_cla8_or5 = ((s_CSAwallace_cla4_u_cla8_pg_logic6_and0 >> 0) & 0x01) | ((s_CSAwallace_cla4_u_cla8_or4 >> 0) & 0x01);
|
|
s_CSAwallace_cla4_u_cla8_and13 = ((s_CSAwallace_cla4_u_cla8_pg_logic3_and0 >> 0) & 0x01) & ((s_CSAwallace_cla4_u_cla8_pg_logic6_or0 >> 0) & 0x01);
|
|
s_CSAwallace_cla4_u_cla8_and14 = ((s_CSAwallace_cla4_u_cla8_and13 >> 0) & 0x01) & ((s_CSAwallace_cla4_u_cla8_pg_logic5_or0 >> 0) & 0x01);
|
|
s_CSAwallace_cla4_u_cla8_and15 = ((s_CSAwallace_cla4_u_cla8_and14 >> 0) & 0x01) & ((s_CSAwallace_cla4_u_cla8_pg_logic4_or0 >> 0) & 0x01);
|
|
s_CSAwallace_cla4_u_cla8_and16 = ((s_CSAwallace_cla4_u_cla8_pg_logic4_and0 >> 0) & 0x01) & ((s_CSAwallace_cla4_u_cla8_pg_logic6_or0 >> 0) & 0x01);
|
|
s_CSAwallace_cla4_u_cla8_and17 = ((s_CSAwallace_cla4_u_cla8_and16 >> 0) & 0x01) & ((s_CSAwallace_cla4_u_cla8_pg_logic5_or0 >> 0) & 0x01);
|
|
s_CSAwallace_cla4_u_cla8_and18 = ((s_CSAwallace_cla4_u_cla8_pg_logic5_and0 >> 0) & 0x01) & ((s_CSAwallace_cla4_u_cla8_pg_logic6_or0 >> 0) & 0x01);
|
|
s_CSAwallace_cla4_u_cla8_or6 = ((s_CSAwallace_cla4_u_cla8_and15 >> 0) & 0x01) | ((s_CSAwallace_cla4_u_cla8_and18 >> 0) & 0x01);
|
|
s_CSAwallace_cla4_u_cla8_or7 = ((s_CSAwallace_cla4_u_cla8_and17 >> 0) & 0x01) | ((s_CSAwallace_cla4_u_cla8_pg_logic6_and0 >> 0) & 0x01);
|
|
s_CSAwallace_cla4_u_cla8_or8 = ((s_CSAwallace_cla4_u_cla8_or6 >> 0) & 0x01) | ((s_CSAwallace_cla4_u_cla8_or7 >> 0) & 0x01);
|
|
s_CSAwallace_cla4_xor0 = ~(((s_CSAwallace_cla4_u_cla8_or5 >> 0) & 0x01)) & 0x01;
|
|
|
|
s_CSAwallace_cla4_out |= ((s_CSAwallace_cla4_and_0_0 >> 0) & 0x01ull) << 0;
|
|
s_CSAwallace_cla4_out |= ((s_CSAwallace_cla4_csa0_csa_component_fa1_xor0 >> 0) & 0x01ull) << 1;
|
|
s_CSAwallace_cla4_out |= ((s_CSAwallace_cla4_csa1_csa_component_fa2_xor0 >> 0) & 0x01ull) << 2;
|
|
s_CSAwallace_cla4_out |= ((s_CSAwallace_cla4_u_cla8_pg_logic3_xor0 >> 0) & 0x01ull) << 3;
|
|
s_CSAwallace_cla4_out |= ((s_CSAwallace_cla4_u_cla8_xor4 >> 0) & 0x01ull) << 4;
|
|
s_CSAwallace_cla4_out |= ((s_CSAwallace_cla4_u_cla8_xor5 >> 0) & 0x01ull) << 5;
|
|
s_CSAwallace_cla4_out |= ((s_CSAwallace_cla4_u_cla8_xor6 >> 0) & 0x01ull) << 6;
|
|
s_CSAwallace_cla4_out |= ((s_CSAwallace_cla4_xor0 >> 0) & 0x01ull) << 7;
|
|
return s_CSAwallace_cla4_out;
|
|
} |