mirror of
https://github.com/ehw-fit/ariths-gen.git
synced 2025-04-21 22:31:22 +01:00
3 lines
82 B
Verilog
3 lines
82 B
Verilog
module _or_gate(input _a, input _b, output _y0);
|
|
assign _y0 = _a | _b;
|
|
endmodule |