This website requires JavaScript.
Explore
Help
Sign In
dissertation_thesis
/
ariths-gen
Watch
1
Star
0
Fork
0
You've already forked ariths-gen
mirror of
https://github.com/ehw-fit/ariths-gen.git
synced
2025-04-21 22:31:22 +01:00
Code
Issues
Actions
Packages
Projects
Releases
Wiki
Activity
ariths-gen
/
ariths_gen
/
one_bit_circuits
/
one_bit_components
History
Vojta Mrazek
a4741db191
connection checks (asserts)
2023-03-28 11:16:55 +02:00
..
__init__.py
Implemented new parallel prefix adders and added the possibility for better configuration of partial product accumulators (adders) used in multipliers.
2023-02-24 11:13:46 +01:00
four_input_one_bit_components.py
Implemented new parallel prefix adders and added the possibility for better configuration of partial product accumulators (adders) used in multipliers.
2023-02-24 11:13:46 +01:00
three_input_one_bit_components.py
connection checks (asserts)
2023-03-28 11:16:55 +02:00
two_input_one_bit_components.py
Addition of MUX2x1 PDK support and optimization of hierarchical Verilog code generation when using PDK modules (the gates and wires associated with native ArithsGen implementation are not generated).
2023-03-22 17:57:51 +01:00
