mirror of
https://github.com/ehw-fit/ariths-gen.git
synced 2025-04-19 13:30:56 +01:00
56c86c13ca
* #10 CGP Circuits as inputs (#11) * CGP Circuits as inputs * #10 support of signed output in general circuit * input as output works * output connected to input (c) * automated verilog testing * output rename * Implemented CSA and Wallace tree multiplier composing of CSAs. Also did some code cleanup. * Typos fix and code cleanup. * Added new (approximate) multiplier architectures and did some minor changes regarding sign extension for c output formats. * Updated automated testing scripts. * Small bugfix in python code generation (I initially thought this line is useless). * Updated generated circuits folder. Co-authored-by: Vojta Mrazek <mrazek@fit.vutbr.cz>
3023 lines
223 KiB
C
3023 lines
223 KiB
C
#include <stdio.h>
|
|
#include <stdint.h>
|
|
|
|
uint64_t u_csamul_cla16(uint64_t a, uint64_t b){
|
|
uint64_t u_csamul_cla16_out = 0;
|
|
uint8_t u_csamul_cla16_and0_0 = 0;
|
|
uint8_t u_csamul_cla16_and1_0 = 0;
|
|
uint8_t u_csamul_cla16_and2_0 = 0;
|
|
uint8_t u_csamul_cla16_and3_0 = 0;
|
|
uint8_t u_csamul_cla16_and4_0 = 0;
|
|
uint8_t u_csamul_cla16_and5_0 = 0;
|
|
uint8_t u_csamul_cla16_and6_0 = 0;
|
|
uint8_t u_csamul_cla16_and7_0 = 0;
|
|
uint8_t u_csamul_cla16_and8_0 = 0;
|
|
uint8_t u_csamul_cla16_and9_0 = 0;
|
|
uint8_t u_csamul_cla16_and10_0 = 0;
|
|
uint8_t u_csamul_cla16_and11_0 = 0;
|
|
uint8_t u_csamul_cla16_and12_0 = 0;
|
|
uint8_t u_csamul_cla16_and13_0 = 0;
|
|
uint8_t u_csamul_cla16_and14_0 = 0;
|
|
uint8_t u_csamul_cla16_and15_0 = 0;
|
|
uint8_t u_csamul_cla16_and0_1 = 0;
|
|
uint8_t u_csamul_cla16_ha0_1_xor0 = 0;
|
|
uint8_t u_csamul_cla16_ha0_1_and0 = 0;
|
|
uint8_t u_csamul_cla16_and1_1 = 0;
|
|
uint8_t u_csamul_cla16_ha1_1_xor0 = 0;
|
|
uint8_t u_csamul_cla16_ha1_1_and0 = 0;
|
|
uint8_t u_csamul_cla16_and2_1 = 0;
|
|
uint8_t u_csamul_cla16_ha2_1_xor0 = 0;
|
|
uint8_t u_csamul_cla16_ha2_1_and0 = 0;
|
|
uint8_t u_csamul_cla16_and3_1 = 0;
|
|
uint8_t u_csamul_cla16_ha3_1_xor0 = 0;
|
|
uint8_t u_csamul_cla16_ha3_1_and0 = 0;
|
|
uint8_t u_csamul_cla16_and4_1 = 0;
|
|
uint8_t u_csamul_cla16_ha4_1_xor0 = 0;
|
|
uint8_t u_csamul_cla16_ha4_1_and0 = 0;
|
|
uint8_t u_csamul_cla16_and5_1 = 0;
|
|
uint8_t u_csamul_cla16_ha5_1_xor0 = 0;
|
|
uint8_t u_csamul_cla16_ha5_1_and0 = 0;
|
|
uint8_t u_csamul_cla16_and6_1 = 0;
|
|
uint8_t u_csamul_cla16_ha6_1_xor0 = 0;
|
|
uint8_t u_csamul_cla16_ha6_1_and0 = 0;
|
|
uint8_t u_csamul_cla16_and7_1 = 0;
|
|
uint8_t u_csamul_cla16_ha7_1_xor0 = 0;
|
|
uint8_t u_csamul_cla16_ha7_1_and0 = 0;
|
|
uint8_t u_csamul_cla16_and8_1 = 0;
|
|
uint8_t u_csamul_cla16_ha8_1_xor0 = 0;
|
|
uint8_t u_csamul_cla16_ha8_1_and0 = 0;
|
|
uint8_t u_csamul_cla16_and9_1 = 0;
|
|
uint8_t u_csamul_cla16_ha9_1_xor0 = 0;
|
|
uint8_t u_csamul_cla16_ha9_1_and0 = 0;
|
|
uint8_t u_csamul_cla16_and10_1 = 0;
|
|
uint8_t u_csamul_cla16_ha10_1_xor0 = 0;
|
|
uint8_t u_csamul_cla16_ha10_1_and0 = 0;
|
|
uint8_t u_csamul_cla16_and11_1 = 0;
|
|
uint8_t u_csamul_cla16_ha11_1_xor0 = 0;
|
|
uint8_t u_csamul_cla16_ha11_1_and0 = 0;
|
|
uint8_t u_csamul_cla16_and12_1 = 0;
|
|
uint8_t u_csamul_cla16_ha12_1_xor0 = 0;
|
|
uint8_t u_csamul_cla16_ha12_1_and0 = 0;
|
|
uint8_t u_csamul_cla16_and13_1 = 0;
|
|
uint8_t u_csamul_cla16_ha13_1_xor0 = 0;
|
|
uint8_t u_csamul_cla16_ha13_1_and0 = 0;
|
|
uint8_t u_csamul_cla16_and14_1 = 0;
|
|
uint8_t u_csamul_cla16_ha14_1_xor0 = 0;
|
|
uint8_t u_csamul_cla16_ha14_1_and0 = 0;
|
|
uint8_t u_csamul_cla16_and15_1 = 0;
|
|
uint8_t u_csamul_cla16_and0_2 = 0;
|
|
uint8_t u_csamul_cla16_fa0_2_xor0 = 0;
|
|
uint8_t u_csamul_cla16_fa0_2_and0 = 0;
|
|
uint8_t u_csamul_cla16_fa0_2_xor1 = 0;
|
|
uint8_t u_csamul_cla16_fa0_2_and1 = 0;
|
|
uint8_t u_csamul_cla16_fa0_2_or0 = 0;
|
|
uint8_t u_csamul_cla16_and1_2 = 0;
|
|
uint8_t u_csamul_cla16_fa1_2_xor0 = 0;
|
|
uint8_t u_csamul_cla16_fa1_2_and0 = 0;
|
|
uint8_t u_csamul_cla16_fa1_2_xor1 = 0;
|
|
uint8_t u_csamul_cla16_fa1_2_and1 = 0;
|
|
uint8_t u_csamul_cla16_fa1_2_or0 = 0;
|
|
uint8_t u_csamul_cla16_and2_2 = 0;
|
|
uint8_t u_csamul_cla16_fa2_2_xor0 = 0;
|
|
uint8_t u_csamul_cla16_fa2_2_and0 = 0;
|
|
uint8_t u_csamul_cla16_fa2_2_xor1 = 0;
|
|
uint8_t u_csamul_cla16_fa2_2_and1 = 0;
|
|
uint8_t u_csamul_cla16_fa2_2_or0 = 0;
|
|
uint8_t u_csamul_cla16_and3_2 = 0;
|
|
uint8_t u_csamul_cla16_fa3_2_xor0 = 0;
|
|
uint8_t u_csamul_cla16_fa3_2_and0 = 0;
|
|
uint8_t u_csamul_cla16_fa3_2_xor1 = 0;
|
|
uint8_t u_csamul_cla16_fa3_2_and1 = 0;
|
|
uint8_t u_csamul_cla16_fa3_2_or0 = 0;
|
|
uint8_t u_csamul_cla16_and4_2 = 0;
|
|
uint8_t u_csamul_cla16_fa4_2_xor0 = 0;
|
|
uint8_t u_csamul_cla16_fa4_2_and0 = 0;
|
|
uint8_t u_csamul_cla16_fa4_2_xor1 = 0;
|
|
uint8_t u_csamul_cla16_fa4_2_and1 = 0;
|
|
uint8_t u_csamul_cla16_fa4_2_or0 = 0;
|
|
uint8_t u_csamul_cla16_and5_2 = 0;
|
|
uint8_t u_csamul_cla16_fa5_2_xor0 = 0;
|
|
uint8_t u_csamul_cla16_fa5_2_and0 = 0;
|
|
uint8_t u_csamul_cla16_fa5_2_xor1 = 0;
|
|
uint8_t u_csamul_cla16_fa5_2_and1 = 0;
|
|
uint8_t u_csamul_cla16_fa5_2_or0 = 0;
|
|
uint8_t u_csamul_cla16_and6_2 = 0;
|
|
uint8_t u_csamul_cla16_fa6_2_xor0 = 0;
|
|
uint8_t u_csamul_cla16_fa6_2_and0 = 0;
|
|
uint8_t u_csamul_cla16_fa6_2_xor1 = 0;
|
|
uint8_t u_csamul_cla16_fa6_2_and1 = 0;
|
|
uint8_t u_csamul_cla16_fa6_2_or0 = 0;
|
|
uint8_t u_csamul_cla16_and7_2 = 0;
|
|
uint8_t u_csamul_cla16_fa7_2_xor0 = 0;
|
|
uint8_t u_csamul_cla16_fa7_2_and0 = 0;
|
|
uint8_t u_csamul_cla16_fa7_2_xor1 = 0;
|
|
uint8_t u_csamul_cla16_fa7_2_and1 = 0;
|
|
uint8_t u_csamul_cla16_fa7_2_or0 = 0;
|
|
uint8_t u_csamul_cla16_and8_2 = 0;
|
|
uint8_t u_csamul_cla16_fa8_2_xor0 = 0;
|
|
uint8_t u_csamul_cla16_fa8_2_and0 = 0;
|
|
uint8_t u_csamul_cla16_fa8_2_xor1 = 0;
|
|
uint8_t u_csamul_cla16_fa8_2_and1 = 0;
|
|
uint8_t u_csamul_cla16_fa8_2_or0 = 0;
|
|
uint8_t u_csamul_cla16_and9_2 = 0;
|
|
uint8_t u_csamul_cla16_fa9_2_xor0 = 0;
|
|
uint8_t u_csamul_cla16_fa9_2_and0 = 0;
|
|
uint8_t u_csamul_cla16_fa9_2_xor1 = 0;
|
|
uint8_t u_csamul_cla16_fa9_2_and1 = 0;
|
|
uint8_t u_csamul_cla16_fa9_2_or0 = 0;
|
|
uint8_t u_csamul_cla16_and10_2 = 0;
|
|
uint8_t u_csamul_cla16_fa10_2_xor0 = 0;
|
|
uint8_t u_csamul_cla16_fa10_2_and0 = 0;
|
|
uint8_t u_csamul_cla16_fa10_2_xor1 = 0;
|
|
uint8_t u_csamul_cla16_fa10_2_and1 = 0;
|
|
uint8_t u_csamul_cla16_fa10_2_or0 = 0;
|
|
uint8_t u_csamul_cla16_and11_2 = 0;
|
|
uint8_t u_csamul_cla16_fa11_2_xor0 = 0;
|
|
uint8_t u_csamul_cla16_fa11_2_and0 = 0;
|
|
uint8_t u_csamul_cla16_fa11_2_xor1 = 0;
|
|
uint8_t u_csamul_cla16_fa11_2_and1 = 0;
|
|
uint8_t u_csamul_cla16_fa11_2_or0 = 0;
|
|
uint8_t u_csamul_cla16_and12_2 = 0;
|
|
uint8_t u_csamul_cla16_fa12_2_xor0 = 0;
|
|
uint8_t u_csamul_cla16_fa12_2_and0 = 0;
|
|
uint8_t u_csamul_cla16_fa12_2_xor1 = 0;
|
|
uint8_t u_csamul_cla16_fa12_2_and1 = 0;
|
|
uint8_t u_csamul_cla16_fa12_2_or0 = 0;
|
|
uint8_t u_csamul_cla16_and13_2 = 0;
|
|
uint8_t u_csamul_cla16_fa13_2_xor0 = 0;
|
|
uint8_t u_csamul_cla16_fa13_2_and0 = 0;
|
|
uint8_t u_csamul_cla16_fa13_2_xor1 = 0;
|
|
uint8_t u_csamul_cla16_fa13_2_and1 = 0;
|
|
uint8_t u_csamul_cla16_fa13_2_or0 = 0;
|
|
uint8_t u_csamul_cla16_and14_2 = 0;
|
|
uint8_t u_csamul_cla16_fa14_2_xor0 = 0;
|
|
uint8_t u_csamul_cla16_fa14_2_and0 = 0;
|
|
uint8_t u_csamul_cla16_fa14_2_xor1 = 0;
|
|
uint8_t u_csamul_cla16_fa14_2_and1 = 0;
|
|
uint8_t u_csamul_cla16_fa14_2_or0 = 0;
|
|
uint8_t u_csamul_cla16_and15_2 = 0;
|
|
uint8_t u_csamul_cla16_and0_3 = 0;
|
|
uint8_t u_csamul_cla16_fa0_3_xor0 = 0;
|
|
uint8_t u_csamul_cla16_fa0_3_and0 = 0;
|
|
uint8_t u_csamul_cla16_fa0_3_xor1 = 0;
|
|
uint8_t u_csamul_cla16_fa0_3_and1 = 0;
|
|
uint8_t u_csamul_cla16_fa0_3_or0 = 0;
|
|
uint8_t u_csamul_cla16_and1_3 = 0;
|
|
uint8_t u_csamul_cla16_fa1_3_xor0 = 0;
|
|
uint8_t u_csamul_cla16_fa1_3_and0 = 0;
|
|
uint8_t u_csamul_cla16_fa1_3_xor1 = 0;
|
|
uint8_t u_csamul_cla16_fa1_3_and1 = 0;
|
|
uint8_t u_csamul_cla16_fa1_3_or0 = 0;
|
|
uint8_t u_csamul_cla16_and2_3 = 0;
|
|
uint8_t u_csamul_cla16_fa2_3_xor0 = 0;
|
|
uint8_t u_csamul_cla16_fa2_3_and0 = 0;
|
|
uint8_t u_csamul_cla16_fa2_3_xor1 = 0;
|
|
uint8_t u_csamul_cla16_fa2_3_and1 = 0;
|
|
uint8_t u_csamul_cla16_fa2_3_or0 = 0;
|
|
uint8_t u_csamul_cla16_and3_3 = 0;
|
|
uint8_t u_csamul_cla16_fa3_3_xor0 = 0;
|
|
uint8_t u_csamul_cla16_fa3_3_and0 = 0;
|
|
uint8_t u_csamul_cla16_fa3_3_xor1 = 0;
|
|
uint8_t u_csamul_cla16_fa3_3_and1 = 0;
|
|
uint8_t u_csamul_cla16_fa3_3_or0 = 0;
|
|
uint8_t u_csamul_cla16_and4_3 = 0;
|
|
uint8_t u_csamul_cla16_fa4_3_xor0 = 0;
|
|
uint8_t u_csamul_cla16_fa4_3_and0 = 0;
|
|
uint8_t u_csamul_cla16_fa4_3_xor1 = 0;
|
|
uint8_t u_csamul_cla16_fa4_3_and1 = 0;
|
|
uint8_t u_csamul_cla16_fa4_3_or0 = 0;
|
|
uint8_t u_csamul_cla16_and5_3 = 0;
|
|
uint8_t u_csamul_cla16_fa5_3_xor0 = 0;
|
|
uint8_t u_csamul_cla16_fa5_3_and0 = 0;
|
|
uint8_t u_csamul_cla16_fa5_3_xor1 = 0;
|
|
uint8_t u_csamul_cla16_fa5_3_and1 = 0;
|
|
uint8_t u_csamul_cla16_fa5_3_or0 = 0;
|
|
uint8_t u_csamul_cla16_and6_3 = 0;
|
|
uint8_t u_csamul_cla16_fa6_3_xor0 = 0;
|
|
uint8_t u_csamul_cla16_fa6_3_and0 = 0;
|
|
uint8_t u_csamul_cla16_fa6_3_xor1 = 0;
|
|
uint8_t u_csamul_cla16_fa6_3_and1 = 0;
|
|
uint8_t u_csamul_cla16_fa6_3_or0 = 0;
|
|
uint8_t u_csamul_cla16_and7_3 = 0;
|
|
uint8_t u_csamul_cla16_fa7_3_xor0 = 0;
|
|
uint8_t u_csamul_cla16_fa7_3_and0 = 0;
|
|
uint8_t u_csamul_cla16_fa7_3_xor1 = 0;
|
|
uint8_t u_csamul_cla16_fa7_3_and1 = 0;
|
|
uint8_t u_csamul_cla16_fa7_3_or0 = 0;
|
|
uint8_t u_csamul_cla16_and8_3 = 0;
|
|
uint8_t u_csamul_cla16_fa8_3_xor0 = 0;
|
|
uint8_t u_csamul_cla16_fa8_3_and0 = 0;
|
|
uint8_t u_csamul_cla16_fa8_3_xor1 = 0;
|
|
uint8_t u_csamul_cla16_fa8_3_and1 = 0;
|
|
uint8_t u_csamul_cla16_fa8_3_or0 = 0;
|
|
uint8_t u_csamul_cla16_and9_3 = 0;
|
|
uint8_t u_csamul_cla16_fa9_3_xor0 = 0;
|
|
uint8_t u_csamul_cla16_fa9_3_and0 = 0;
|
|
uint8_t u_csamul_cla16_fa9_3_xor1 = 0;
|
|
uint8_t u_csamul_cla16_fa9_3_and1 = 0;
|
|
uint8_t u_csamul_cla16_fa9_3_or0 = 0;
|
|
uint8_t u_csamul_cla16_and10_3 = 0;
|
|
uint8_t u_csamul_cla16_fa10_3_xor0 = 0;
|
|
uint8_t u_csamul_cla16_fa10_3_and0 = 0;
|
|
uint8_t u_csamul_cla16_fa10_3_xor1 = 0;
|
|
uint8_t u_csamul_cla16_fa10_3_and1 = 0;
|
|
uint8_t u_csamul_cla16_fa10_3_or0 = 0;
|
|
uint8_t u_csamul_cla16_and11_3 = 0;
|
|
uint8_t u_csamul_cla16_fa11_3_xor0 = 0;
|
|
uint8_t u_csamul_cla16_fa11_3_and0 = 0;
|
|
uint8_t u_csamul_cla16_fa11_3_xor1 = 0;
|
|
uint8_t u_csamul_cla16_fa11_3_and1 = 0;
|
|
uint8_t u_csamul_cla16_fa11_3_or0 = 0;
|
|
uint8_t u_csamul_cla16_and12_3 = 0;
|
|
uint8_t u_csamul_cla16_fa12_3_xor0 = 0;
|
|
uint8_t u_csamul_cla16_fa12_3_and0 = 0;
|
|
uint8_t u_csamul_cla16_fa12_3_xor1 = 0;
|
|
uint8_t u_csamul_cla16_fa12_3_and1 = 0;
|
|
uint8_t u_csamul_cla16_fa12_3_or0 = 0;
|
|
uint8_t u_csamul_cla16_and13_3 = 0;
|
|
uint8_t u_csamul_cla16_fa13_3_xor0 = 0;
|
|
uint8_t u_csamul_cla16_fa13_3_and0 = 0;
|
|
uint8_t u_csamul_cla16_fa13_3_xor1 = 0;
|
|
uint8_t u_csamul_cla16_fa13_3_and1 = 0;
|
|
uint8_t u_csamul_cla16_fa13_3_or0 = 0;
|
|
uint8_t u_csamul_cla16_and14_3 = 0;
|
|
uint8_t u_csamul_cla16_fa14_3_xor0 = 0;
|
|
uint8_t u_csamul_cla16_fa14_3_and0 = 0;
|
|
uint8_t u_csamul_cla16_fa14_3_xor1 = 0;
|
|
uint8_t u_csamul_cla16_fa14_3_and1 = 0;
|
|
uint8_t u_csamul_cla16_fa14_3_or0 = 0;
|
|
uint8_t u_csamul_cla16_and15_3 = 0;
|
|
uint8_t u_csamul_cla16_and0_4 = 0;
|
|
uint8_t u_csamul_cla16_fa0_4_xor0 = 0;
|
|
uint8_t u_csamul_cla16_fa0_4_and0 = 0;
|
|
uint8_t u_csamul_cla16_fa0_4_xor1 = 0;
|
|
uint8_t u_csamul_cla16_fa0_4_and1 = 0;
|
|
uint8_t u_csamul_cla16_fa0_4_or0 = 0;
|
|
uint8_t u_csamul_cla16_and1_4 = 0;
|
|
uint8_t u_csamul_cla16_fa1_4_xor0 = 0;
|
|
uint8_t u_csamul_cla16_fa1_4_and0 = 0;
|
|
uint8_t u_csamul_cla16_fa1_4_xor1 = 0;
|
|
uint8_t u_csamul_cla16_fa1_4_and1 = 0;
|
|
uint8_t u_csamul_cla16_fa1_4_or0 = 0;
|
|
uint8_t u_csamul_cla16_and2_4 = 0;
|
|
uint8_t u_csamul_cla16_fa2_4_xor0 = 0;
|
|
uint8_t u_csamul_cla16_fa2_4_and0 = 0;
|
|
uint8_t u_csamul_cla16_fa2_4_xor1 = 0;
|
|
uint8_t u_csamul_cla16_fa2_4_and1 = 0;
|
|
uint8_t u_csamul_cla16_fa2_4_or0 = 0;
|
|
uint8_t u_csamul_cla16_and3_4 = 0;
|
|
uint8_t u_csamul_cla16_fa3_4_xor0 = 0;
|
|
uint8_t u_csamul_cla16_fa3_4_and0 = 0;
|
|
uint8_t u_csamul_cla16_fa3_4_xor1 = 0;
|
|
uint8_t u_csamul_cla16_fa3_4_and1 = 0;
|
|
uint8_t u_csamul_cla16_fa3_4_or0 = 0;
|
|
uint8_t u_csamul_cla16_and4_4 = 0;
|
|
uint8_t u_csamul_cla16_fa4_4_xor0 = 0;
|
|
uint8_t u_csamul_cla16_fa4_4_and0 = 0;
|
|
uint8_t u_csamul_cla16_fa4_4_xor1 = 0;
|
|
uint8_t u_csamul_cla16_fa4_4_and1 = 0;
|
|
uint8_t u_csamul_cla16_fa4_4_or0 = 0;
|
|
uint8_t u_csamul_cla16_and5_4 = 0;
|
|
uint8_t u_csamul_cla16_fa5_4_xor0 = 0;
|
|
uint8_t u_csamul_cla16_fa5_4_and0 = 0;
|
|
uint8_t u_csamul_cla16_fa5_4_xor1 = 0;
|
|
uint8_t u_csamul_cla16_fa5_4_and1 = 0;
|
|
uint8_t u_csamul_cla16_fa5_4_or0 = 0;
|
|
uint8_t u_csamul_cla16_and6_4 = 0;
|
|
uint8_t u_csamul_cla16_fa6_4_xor0 = 0;
|
|
uint8_t u_csamul_cla16_fa6_4_and0 = 0;
|
|
uint8_t u_csamul_cla16_fa6_4_xor1 = 0;
|
|
uint8_t u_csamul_cla16_fa6_4_and1 = 0;
|
|
uint8_t u_csamul_cla16_fa6_4_or0 = 0;
|
|
uint8_t u_csamul_cla16_and7_4 = 0;
|
|
uint8_t u_csamul_cla16_fa7_4_xor0 = 0;
|
|
uint8_t u_csamul_cla16_fa7_4_and0 = 0;
|
|
uint8_t u_csamul_cla16_fa7_4_xor1 = 0;
|
|
uint8_t u_csamul_cla16_fa7_4_and1 = 0;
|
|
uint8_t u_csamul_cla16_fa7_4_or0 = 0;
|
|
uint8_t u_csamul_cla16_and8_4 = 0;
|
|
uint8_t u_csamul_cla16_fa8_4_xor0 = 0;
|
|
uint8_t u_csamul_cla16_fa8_4_and0 = 0;
|
|
uint8_t u_csamul_cla16_fa8_4_xor1 = 0;
|
|
uint8_t u_csamul_cla16_fa8_4_and1 = 0;
|
|
uint8_t u_csamul_cla16_fa8_4_or0 = 0;
|
|
uint8_t u_csamul_cla16_and9_4 = 0;
|
|
uint8_t u_csamul_cla16_fa9_4_xor0 = 0;
|
|
uint8_t u_csamul_cla16_fa9_4_and0 = 0;
|
|
uint8_t u_csamul_cla16_fa9_4_xor1 = 0;
|
|
uint8_t u_csamul_cla16_fa9_4_and1 = 0;
|
|
uint8_t u_csamul_cla16_fa9_4_or0 = 0;
|
|
uint8_t u_csamul_cla16_and10_4 = 0;
|
|
uint8_t u_csamul_cla16_fa10_4_xor0 = 0;
|
|
uint8_t u_csamul_cla16_fa10_4_and0 = 0;
|
|
uint8_t u_csamul_cla16_fa10_4_xor1 = 0;
|
|
uint8_t u_csamul_cla16_fa10_4_and1 = 0;
|
|
uint8_t u_csamul_cla16_fa10_4_or0 = 0;
|
|
uint8_t u_csamul_cla16_and11_4 = 0;
|
|
uint8_t u_csamul_cla16_fa11_4_xor0 = 0;
|
|
uint8_t u_csamul_cla16_fa11_4_and0 = 0;
|
|
uint8_t u_csamul_cla16_fa11_4_xor1 = 0;
|
|
uint8_t u_csamul_cla16_fa11_4_and1 = 0;
|
|
uint8_t u_csamul_cla16_fa11_4_or0 = 0;
|
|
uint8_t u_csamul_cla16_and12_4 = 0;
|
|
uint8_t u_csamul_cla16_fa12_4_xor0 = 0;
|
|
uint8_t u_csamul_cla16_fa12_4_and0 = 0;
|
|
uint8_t u_csamul_cla16_fa12_4_xor1 = 0;
|
|
uint8_t u_csamul_cla16_fa12_4_and1 = 0;
|
|
uint8_t u_csamul_cla16_fa12_4_or0 = 0;
|
|
uint8_t u_csamul_cla16_and13_4 = 0;
|
|
uint8_t u_csamul_cla16_fa13_4_xor0 = 0;
|
|
uint8_t u_csamul_cla16_fa13_4_and0 = 0;
|
|
uint8_t u_csamul_cla16_fa13_4_xor1 = 0;
|
|
uint8_t u_csamul_cla16_fa13_4_and1 = 0;
|
|
uint8_t u_csamul_cla16_fa13_4_or0 = 0;
|
|
uint8_t u_csamul_cla16_and14_4 = 0;
|
|
uint8_t u_csamul_cla16_fa14_4_xor0 = 0;
|
|
uint8_t u_csamul_cla16_fa14_4_and0 = 0;
|
|
uint8_t u_csamul_cla16_fa14_4_xor1 = 0;
|
|
uint8_t u_csamul_cla16_fa14_4_and1 = 0;
|
|
uint8_t u_csamul_cla16_fa14_4_or0 = 0;
|
|
uint8_t u_csamul_cla16_and15_4 = 0;
|
|
uint8_t u_csamul_cla16_and0_5 = 0;
|
|
uint8_t u_csamul_cla16_fa0_5_xor0 = 0;
|
|
uint8_t u_csamul_cla16_fa0_5_and0 = 0;
|
|
uint8_t u_csamul_cla16_fa0_5_xor1 = 0;
|
|
uint8_t u_csamul_cla16_fa0_5_and1 = 0;
|
|
uint8_t u_csamul_cla16_fa0_5_or0 = 0;
|
|
uint8_t u_csamul_cla16_and1_5 = 0;
|
|
uint8_t u_csamul_cla16_fa1_5_xor0 = 0;
|
|
uint8_t u_csamul_cla16_fa1_5_and0 = 0;
|
|
uint8_t u_csamul_cla16_fa1_5_xor1 = 0;
|
|
uint8_t u_csamul_cla16_fa1_5_and1 = 0;
|
|
uint8_t u_csamul_cla16_fa1_5_or0 = 0;
|
|
uint8_t u_csamul_cla16_and2_5 = 0;
|
|
uint8_t u_csamul_cla16_fa2_5_xor0 = 0;
|
|
uint8_t u_csamul_cla16_fa2_5_and0 = 0;
|
|
uint8_t u_csamul_cla16_fa2_5_xor1 = 0;
|
|
uint8_t u_csamul_cla16_fa2_5_and1 = 0;
|
|
uint8_t u_csamul_cla16_fa2_5_or0 = 0;
|
|
uint8_t u_csamul_cla16_and3_5 = 0;
|
|
uint8_t u_csamul_cla16_fa3_5_xor0 = 0;
|
|
uint8_t u_csamul_cla16_fa3_5_and0 = 0;
|
|
uint8_t u_csamul_cla16_fa3_5_xor1 = 0;
|
|
uint8_t u_csamul_cla16_fa3_5_and1 = 0;
|
|
uint8_t u_csamul_cla16_fa3_5_or0 = 0;
|
|
uint8_t u_csamul_cla16_and4_5 = 0;
|
|
uint8_t u_csamul_cla16_fa4_5_xor0 = 0;
|
|
uint8_t u_csamul_cla16_fa4_5_and0 = 0;
|
|
uint8_t u_csamul_cla16_fa4_5_xor1 = 0;
|
|
uint8_t u_csamul_cla16_fa4_5_and1 = 0;
|
|
uint8_t u_csamul_cla16_fa4_5_or0 = 0;
|
|
uint8_t u_csamul_cla16_and5_5 = 0;
|
|
uint8_t u_csamul_cla16_fa5_5_xor0 = 0;
|
|
uint8_t u_csamul_cla16_fa5_5_and0 = 0;
|
|
uint8_t u_csamul_cla16_fa5_5_xor1 = 0;
|
|
uint8_t u_csamul_cla16_fa5_5_and1 = 0;
|
|
uint8_t u_csamul_cla16_fa5_5_or0 = 0;
|
|
uint8_t u_csamul_cla16_and6_5 = 0;
|
|
uint8_t u_csamul_cla16_fa6_5_xor0 = 0;
|
|
uint8_t u_csamul_cla16_fa6_5_and0 = 0;
|
|
uint8_t u_csamul_cla16_fa6_5_xor1 = 0;
|
|
uint8_t u_csamul_cla16_fa6_5_and1 = 0;
|
|
uint8_t u_csamul_cla16_fa6_5_or0 = 0;
|
|
uint8_t u_csamul_cla16_and7_5 = 0;
|
|
uint8_t u_csamul_cla16_fa7_5_xor0 = 0;
|
|
uint8_t u_csamul_cla16_fa7_5_and0 = 0;
|
|
uint8_t u_csamul_cla16_fa7_5_xor1 = 0;
|
|
uint8_t u_csamul_cla16_fa7_5_and1 = 0;
|
|
uint8_t u_csamul_cla16_fa7_5_or0 = 0;
|
|
uint8_t u_csamul_cla16_and8_5 = 0;
|
|
uint8_t u_csamul_cla16_fa8_5_xor0 = 0;
|
|
uint8_t u_csamul_cla16_fa8_5_and0 = 0;
|
|
uint8_t u_csamul_cla16_fa8_5_xor1 = 0;
|
|
uint8_t u_csamul_cla16_fa8_5_and1 = 0;
|
|
uint8_t u_csamul_cla16_fa8_5_or0 = 0;
|
|
uint8_t u_csamul_cla16_and9_5 = 0;
|
|
uint8_t u_csamul_cla16_fa9_5_xor0 = 0;
|
|
uint8_t u_csamul_cla16_fa9_5_and0 = 0;
|
|
uint8_t u_csamul_cla16_fa9_5_xor1 = 0;
|
|
uint8_t u_csamul_cla16_fa9_5_and1 = 0;
|
|
uint8_t u_csamul_cla16_fa9_5_or0 = 0;
|
|
uint8_t u_csamul_cla16_and10_5 = 0;
|
|
uint8_t u_csamul_cla16_fa10_5_xor0 = 0;
|
|
uint8_t u_csamul_cla16_fa10_5_and0 = 0;
|
|
uint8_t u_csamul_cla16_fa10_5_xor1 = 0;
|
|
uint8_t u_csamul_cla16_fa10_5_and1 = 0;
|
|
uint8_t u_csamul_cla16_fa10_5_or0 = 0;
|
|
uint8_t u_csamul_cla16_and11_5 = 0;
|
|
uint8_t u_csamul_cla16_fa11_5_xor0 = 0;
|
|
uint8_t u_csamul_cla16_fa11_5_and0 = 0;
|
|
uint8_t u_csamul_cla16_fa11_5_xor1 = 0;
|
|
uint8_t u_csamul_cla16_fa11_5_and1 = 0;
|
|
uint8_t u_csamul_cla16_fa11_5_or0 = 0;
|
|
uint8_t u_csamul_cla16_and12_5 = 0;
|
|
uint8_t u_csamul_cla16_fa12_5_xor0 = 0;
|
|
uint8_t u_csamul_cla16_fa12_5_and0 = 0;
|
|
uint8_t u_csamul_cla16_fa12_5_xor1 = 0;
|
|
uint8_t u_csamul_cla16_fa12_5_and1 = 0;
|
|
uint8_t u_csamul_cla16_fa12_5_or0 = 0;
|
|
uint8_t u_csamul_cla16_and13_5 = 0;
|
|
uint8_t u_csamul_cla16_fa13_5_xor0 = 0;
|
|
uint8_t u_csamul_cla16_fa13_5_and0 = 0;
|
|
uint8_t u_csamul_cla16_fa13_5_xor1 = 0;
|
|
uint8_t u_csamul_cla16_fa13_5_and1 = 0;
|
|
uint8_t u_csamul_cla16_fa13_5_or0 = 0;
|
|
uint8_t u_csamul_cla16_and14_5 = 0;
|
|
uint8_t u_csamul_cla16_fa14_5_xor0 = 0;
|
|
uint8_t u_csamul_cla16_fa14_5_and0 = 0;
|
|
uint8_t u_csamul_cla16_fa14_5_xor1 = 0;
|
|
uint8_t u_csamul_cla16_fa14_5_and1 = 0;
|
|
uint8_t u_csamul_cla16_fa14_5_or0 = 0;
|
|
uint8_t u_csamul_cla16_and15_5 = 0;
|
|
uint8_t u_csamul_cla16_and0_6 = 0;
|
|
uint8_t u_csamul_cla16_fa0_6_xor0 = 0;
|
|
uint8_t u_csamul_cla16_fa0_6_and0 = 0;
|
|
uint8_t u_csamul_cla16_fa0_6_xor1 = 0;
|
|
uint8_t u_csamul_cla16_fa0_6_and1 = 0;
|
|
uint8_t u_csamul_cla16_fa0_6_or0 = 0;
|
|
uint8_t u_csamul_cla16_and1_6 = 0;
|
|
uint8_t u_csamul_cla16_fa1_6_xor0 = 0;
|
|
uint8_t u_csamul_cla16_fa1_6_and0 = 0;
|
|
uint8_t u_csamul_cla16_fa1_6_xor1 = 0;
|
|
uint8_t u_csamul_cla16_fa1_6_and1 = 0;
|
|
uint8_t u_csamul_cla16_fa1_6_or0 = 0;
|
|
uint8_t u_csamul_cla16_and2_6 = 0;
|
|
uint8_t u_csamul_cla16_fa2_6_xor0 = 0;
|
|
uint8_t u_csamul_cla16_fa2_6_and0 = 0;
|
|
uint8_t u_csamul_cla16_fa2_6_xor1 = 0;
|
|
uint8_t u_csamul_cla16_fa2_6_and1 = 0;
|
|
uint8_t u_csamul_cla16_fa2_6_or0 = 0;
|
|
uint8_t u_csamul_cla16_and3_6 = 0;
|
|
uint8_t u_csamul_cla16_fa3_6_xor0 = 0;
|
|
uint8_t u_csamul_cla16_fa3_6_and0 = 0;
|
|
uint8_t u_csamul_cla16_fa3_6_xor1 = 0;
|
|
uint8_t u_csamul_cla16_fa3_6_and1 = 0;
|
|
uint8_t u_csamul_cla16_fa3_6_or0 = 0;
|
|
uint8_t u_csamul_cla16_and4_6 = 0;
|
|
uint8_t u_csamul_cla16_fa4_6_xor0 = 0;
|
|
uint8_t u_csamul_cla16_fa4_6_and0 = 0;
|
|
uint8_t u_csamul_cla16_fa4_6_xor1 = 0;
|
|
uint8_t u_csamul_cla16_fa4_6_and1 = 0;
|
|
uint8_t u_csamul_cla16_fa4_6_or0 = 0;
|
|
uint8_t u_csamul_cla16_and5_6 = 0;
|
|
uint8_t u_csamul_cla16_fa5_6_xor0 = 0;
|
|
uint8_t u_csamul_cla16_fa5_6_and0 = 0;
|
|
uint8_t u_csamul_cla16_fa5_6_xor1 = 0;
|
|
uint8_t u_csamul_cla16_fa5_6_and1 = 0;
|
|
uint8_t u_csamul_cla16_fa5_6_or0 = 0;
|
|
uint8_t u_csamul_cla16_and6_6 = 0;
|
|
uint8_t u_csamul_cla16_fa6_6_xor0 = 0;
|
|
uint8_t u_csamul_cla16_fa6_6_and0 = 0;
|
|
uint8_t u_csamul_cla16_fa6_6_xor1 = 0;
|
|
uint8_t u_csamul_cla16_fa6_6_and1 = 0;
|
|
uint8_t u_csamul_cla16_fa6_6_or0 = 0;
|
|
uint8_t u_csamul_cla16_and7_6 = 0;
|
|
uint8_t u_csamul_cla16_fa7_6_xor0 = 0;
|
|
uint8_t u_csamul_cla16_fa7_6_and0 = 0;
|
|
uint8_t u_csamul_cla16_fa7_6_xor1 = 0;
|
|
uint8_t u_csamul_cla16_fa7_6_and1 = 0;
|
|
uint8_t u_csamul_cla16_fa7_6_or0 = 0;
|
|
uint8_t u_csamul_cla16_and8_6 = 0;
|
|
uint8_t u_csamul_cla16_fa8_6_xor0 = 0;
|
|
uint8_t u_csamul_cla16_fa8_6_and0 = 0;
|
|
uint8_t u_csamul_cla16_fa8_6_xor1 = 0;
|
|
uint8_t u_csamul_cla16_fa8_6_and1 = 0;
|
|
uint8_t u_csamul_cla16_fa8_6_or0 = 0;
|
|
uint8_t u_csamul_cla16_and9_6 = 0;
|
|
uint8_t u_csamul_cla16_fa9_6_xor0 = 0;
|
|
uint8_t u_csamul_cla16_fa9_6_and0 = 0;
|
|
uint8_t u_csamul_cla16_fa9_6_xor1 = 0;
|
|
uint8_t u_csamul_cla16_fa9_6_and1 = 0;
|
|
uint8_t u_csamul_cla16_fa9_6_or0 = 0;
|
|
uint8_t u_csamul_cla16_and10_6 = 0;
|
|
uint8_t u_csamul_cla16_fa10_6_xor0 = 0;
|
|
uint8_t u_csamul_cla16_fa10_6_and0 = 0;
|
|
uint8_t u_csamul_cla16_fa10_6_xor1 = 0;
|
|
uint8_t u_csamul_cla16_fa10_6_and1 = 0;
|
|
uint8_t u_csamul_cla16_fa10_6_or0 = 0;
|
|
uint8_t u_csamul_cla16_and11_6 = 0;
|
|
uint8_t u_csamul_cla16_fa11_6_xor0 = 0;
|
|
uint8_t u_csamul_cla16_fa11_6_and0 = 0;
|
|
uint8_t u_csamul_cla16_fa11_6_xor1 = 0;
|
|
uint8_t u_csamul_cla16_fa11_6_and1 = 0;
|
|
uint8_t u_csamul_cla16_fa11_6_or0 = 0;
|
|
uint8_t u_csamul_cla16_and12_6 = 0;
|
|
uint8_t u_csamul_cla16_fa12_6_xor0 = 0;
|
|
uint8_t u_csamul_cla16_fa12_6_and0 = 0;
|
|
uint8_t u_csamul_cla16_fa12_6_xor1 = 0;
|
|
uint8_t u_csamul_cla16_fa12_6_and1 = 0;
|
|
uint8_t u_csamul_cla16_fa12_6_or0 = 0;
|
|
uint8_t u_csamul_cla16_and13_6 = 0;
|
|
uint8_t u_csamul_cla16_fa13_6_xor0 = 0;
|
|
uint8_t u_csamul_cla16_fa13_6_and0 = 0;
|
|
uint8_t u_csamul_cla16_fa13_6_xor1 = 0;
|
|
uint8_t u_csamul_cla16_fa13_6_and1 = 0;
|
|
uint8_t u_csamul_cla16_fa13_6_or0 = 0;
|
|
uint8_t u_csamul_cla16_and14_6 = 0;
|
|
uint8_t u_csamul_cla16_fa14_6_xor0 = 0;
|
|
uint8_t u_csamul_cla16_fa14_6_and0 = 0;
|
|
uint8_t u_csamul_cla16_fa14_6_xor1 = 0;
|
|
uint8_t u_csamul_cla16_fa14_6_and1 = 0;
|
|
uint8_t u_csamul_cla16_fa14_6_or0 = 0;
|
|
uint8_t u_csamul_cla16_and15_6 = 0;
|
|
uint8_t u_csamul_cla16_and0_7 = 0;
|
|
uint8_t u_csamul_cla16_fa0_7_xor0 = 0;
|
|
uint8_t u_csamul_cla16_fa0_7_and0 = 0;
|
|
uint8_t u_csamul_cla16_fa0_7_xor1 = 0;
|
|
uint8_t u_csamul_cla16_fa0_7_and1 = 0;
|
|
uint8_t u_csamul_cla16_fa0_7_or0 = 0;
|
|
uint8_t u_csamul_cla16_and1_7 = 0;
|
|
uint8_t u_csamul_cla16_fa1_7_xor0 = 0;
|
|
uint8_t u_csamul_cla16_fa1_7_and0 = 0;
|
|
uint8_t u_csamul_cla16_fa1_7_xor1 = 0;
|
|
uint8_t u_csamul_cla16_fa1_7_and1 = 0;
|
|
uint8_t u_csamul_cla16_fa1_7_or0 = 0;
|
|
uint8_t u_csamul_cla16_and2_7 = 0;
|
|
uint8_t u_csamul_cla16_fa2_7_xor0 = 0;
|
|
uint8_t u_csamul_cla16_fa2_7_and0 = 0;
|
|
uint8_t u_csamul_cla16_fa2_7_xor1 = 0;
|
|
uint8_t u_csamul_cla16_fa2_7_and1 = 0;
|
|
uint8_t u_csamul_cla16_fa2_7_or0 = 0;
|
|
uint8_t u_csamul_cla16_and3_7 = 0;
|
|
uint8_t u_csamul_cla16_fa3_7_xor0 = 0;
|
|
uint8_t u_csamul_cla16_fa3_7_and0 = 0;
|
|
uint8_t u_csamul_cla16_fa3_7_xor1 = 0;
|
|
uint8_t u_csamul_cla16_fa3_7_and1 = 0;
|
|
uint8_t u_csamul_cla16_fa3_7_or0 = 0;
|
|
uint8_t u_csamul_cla16_and4_7 = 0;
|
|
uint8_t u_csamul_cla16_fa4_7_xor0 = 0;
|
|
uint8_t u_csamul_cla16_fa4_7_and0 = 0;
|
|
uint8_t u_csamul_cla16_fa4_7_xor1 = 0;
|
|
uint8_t u_csamul_cla16_fa4_7_and1 = 0;
|
|
uint8_t u_csamul_cla16_fa4_7_or0 = 0;
|
|
uint8_t u_csamul_cla16_and5_7 = 0;
|
|
uint8_t u_csamul_cla16_fa5_7_xor0 = 0;
|
|
uint8_t u_csamul_cla16_fa5_7_and0 = 0;
|
|
uint8_t u_csamul_cla16_fa5_7_xor1 = 0;
|
|
uint8_t u_csamul_cla16_fa5_7_and1 = 0;
|
|
uint8_t u_csamul_cla16_fa5_7_or0 = 0;
|
|
uint8_t u_csamul_cla16_and6_7 = 0;
|
|
uint8_t u_csamul_cla16_fa6_7_xor0 = 0;
|
|
uint8_t u_csamul_cla16_fa6_7_and0 = 0;
|
|
uint8_t u_csamul_cla16_fa6_7_xor1 = 0;
|
|
uint8_t u_csamul_cla16_fa6_7_and1 = 0;
|
|
uint8_t u_csamul_cla16_fa6_7_or0 = 0;
|
|
uint8_t u_csamul_cla16_and7_7 = 0;
|
|
uint8_t u_csamul_cla16_fa7_7_xor0 = 0;
|
|
uint8_t u_csamul_cla16_fa7_7_and0 = 0;
|
|
uint8_t u_csamul_cla16_fa7_7_xor1 = 0;
|
|
uint8_t u_csamul_cla16_fa7_7_and1 = 0;
|
|
uint8_t u_csamul_cla16_fa7_7_or0 = 0;
|
|
uint8_t u_csamul_cla16_and8_7 = 0;
|
|
uint8_t u_csamul_cla16_fa8_7_xor0 = 0;
|
|
uint8_t u_csamul_cla16_fa8_7_and0 = 0;
|
|
uint8_t u_csamul_cla16_fa8_7_xor1 = 0;
|
|
uint8_t u_csamul_cla16_fa8_7_and1 = 0;
|
|
uint8_t u_csamul_cla16_fa8_7_or0 = 0;
|
|
uint8_t u_csamul_cla16_and9_7 = 0;
|
|
uint8_t u_csamul_cla16_fa9_7_xor0 = 0;
|
|
uint8_t u_csamul_cla16_fa9_7_and0 = 0;
|
|
uint8_t u_csamul_cla16_fa9_7_xor1 = 0;
|
|
uint8_t u_csamul_cla16_fa9_7_and1 = 0;
|
|
uint8_t u_csamul_cla16_fa9_7_or0 = 0;
|
|
uint8_t u_csamul_cla16_and10_7 = 0;
|
|
uint8_t u_csamul_cla16_fa10_7_xor0 = 0;
|
|
uint8_t u_csamul_cla16_fa10_7_and0 = 0;
|
|
uint8_t u_csamul_cla16_fa10_7_xor1 = 0;
|
|
uint8_t u_csamul_cla16_fa10_7_and1 = 0;
|
|
uint8_t u_csamul_cla16_fa10_7_or0 = 0;
|
|
uint8_t u_csamul_cla16_and11_7 = 0;
|
|
uint8_t u_csamul_cla16_fa11_7_xor0 = 0;
|
|
uint8_t u_csamul_cla16_fa11_7_and0 = 0;
|
|
uint8_t u_csamul_cla16_fa11_7_xor1 = 0;
|
|
uint8_t u_csamul_cla16_fa11_7_and1 = 0;
|
|
uint8_t u_csamul_cla16_fa11_7_or0 = 0;
|
|
uint8_t u_csamul_cla16_and12_7 = 0;
|
|
uint8_t u_csamul_cla16_fa12_7_xor0 = 0;
|
|
uint8_t u_csamul_cla16_fa12_7_and0 = 0;
|
|
uint8_t u_csamul_cla16_fa12_7_xor1 = 0;
|
|
uint8_t u_csamul_cla16_fa12_7_and1 = 0;
|
|
uint8_t u_csamul_cla16_fa12_7_or0 = 0;
|
|
uint8_t u_csamul_cla16_and13_7 = 0;
|
|
uint8_t u_csamul_cla16_fa13_7_xor0 = 0;
|
|
uint8_t u_csamul_cla16_fa13_7_and0 = 0;
|
|
uint8_t u_csamul_cla16_fa13_7_xor1 = 0;
|
|
uint8_t u_csamul_cla16_fa13_7_and1 = 0;
|
|
uint8_t u_csamul_cla16_fa13_7_or0 = 0;
|
|
uint8_t u_csamul_cla16_and14_7 = 0;
|
|
uint8_t u_csamul_cla16_fa14_7_xor0 = 0;
|
|
uint8_t u_csamul_cla16_fa14_7_and0 = 0;
|
|
uint8_t u_csamul_cla16_fa14_7_xor1 = 0;
|
|
uint8_t u_csamul_cla16_fa14_7_and1 = 0;
|
|
uint8_t u_csamul_cla16_fa14_7_or0 = 0;
|
|
uint8_t u_csamul_cla16_and15_7 = 0;
|
|
uint8_t u_csamul_cla16_and0_8 = 0;
|
|
uint8_t u_csamul_cla16_fa0_8_xor0 = 0;
|
|
uint8_t u_csamul_cla16_fa0_8_and0 = 0;
|
|
uint8_t u_csamul_cla16_fa0_8_xor1 = 0;
|
|
uint8_t u_csamul_cla16_fa0_8_and1 = 0;
|
|
uint8_t u_csamul_cla16_fa0_8_or0 = 0;
|
|
uint8_t u_csamul_cla16_and1_8 = 0;
|
|
uint8_t u_csamul_cla16_fa1_8_xor0 = 0;
|
|
uint8_t u_csamul_cla16_fa1_8_and0 = 0;
|
|
uint8_t u_csamul_cla16_fa1_8_xor1 = 0;
|
|
uint8_t u_csamul_cla16_fa1_8_and1 = 0;
|
|
uint8_t u_csamul_cla16_fa1_8_or0 = 0;
|
|
uint8_t u_csamul_cla16_and2_8 = 0;
|
|
uint8_t u_csamul_cla16_fa2_8_xor0 = 0;
|
|
uint8_t u_csamul_cla16_fa2_8_and0 = 0;
|
|
uint8_t u_csamul_cla16_fa2_8_xor1 = 0;
|
|
uint8_t u_csamul_cla16_fa2_8_and1 = 0;
|
|
uint8_t u_csamul_cla16_fa2_8_or0 = 0;
|
|
uint8_t u_csamul_cla16_and3_8 = 0;
|
|
uint8_t u_csamul_cla16_fa3_8_xor0 = 0;
|
|
uint8_t u_csamul_cla16_fa3_8_and0 = 0;
|
|
uint8_t u_csamul_cla16_fa3_8_xor1 = 0;
|
|
uint8_t u_csamul_cla16_fa3_8_and1 = 0;
|
|
uint8_t u_csamul_cla16_fa3_8_or0 = 0;
|
|
uint8_t u_csamul_cla16_and4_8 = 0;
|
|
uint8_t u_csamul_cla16_fa4_8_xor0 = 0;
|
|
uint8_t u_csamul_cla16_fa4_8_and0 = 0;
|
|
uint8_t u_csamul_cla16_fa4_8_xor1 = 0;
|
|
uint8_t u_csamul_cla16_fa4_8_and1 = 0;
|
|
uint8_t u_csamul_cla16_fa4_8_or0 = 0;
|
|
uint8_t u_csamul_cla16_and5_8 = 0;
|
|
uint8_t u_csamul_cla16_fa5_8_xor0 = 0;
|
|
uint8_t u_csamul_cla16_fa5_8_and0 = 0;
|
|
uint8_t u_csamul_cla16_fa5_8_xor1 = 0;
|
|
uint8_t u_csamul_cla16_fa5_8_and1 = 0;
|
|
uint8_t u_csamul_cla16_fa5_8_or0 = 0;
|
|
uint8_t u_csamul_cla16_and6_8 = 0;
|
|
uint8_t u_csamul_cla16_fa6_8_xor0 = 0;
|
|
uint8_t u_csamul_cla16_fa6_8_and0 = 0;
|
|
uint8_t u_csamul_cla16_fa6_8_xor1 = 0;
|
|
uint8_t u_csamul_cla16_fa6_8_and1 = 0;
|
|
uint8_t u_csamul_cla16_fa6_8_or0 = 0;
|
|
uint8_t u_csamul_cla16_and7_8 = 0;
|
|
uint8_t u_csamul_cla16_fa7_8_xor0 = 0;
|
|
uint8_t u_csamul_cla16_fa7_8_and0 = 0;
|
|
uint8_t u_csamul_cla16_fa7_8_xor1 = 0;
|
|
uint8_t u_csamul_cla16_fa7_8_and1 = 0;
|
|
uint8_t u_csamul_cla16_fa7_8_or0 = 0;
|
|
uint8_t u_csamul_cla16_and8_8 = 0;
|
|
uint8_t u_csamul_cla16_fa8_8_xor0 = 0;
|
|
uint8_t u_csamul_cla16_fa8_8_and0 = 0;
|
|
uint8_t u_csamul_cla16_fa8_8_xor1 = 0;
|
|
uint8_t u_csamul_cla16_fa8_8_and1 = 0;
|
|
uint8_t u_csamul_cla16_fa8_8_or0 = 0;
|
|
uint8_t u_csamul_cla16_and9_8 = 0;
|
|
uint8_t u_csamul_cla16_fa9_8_xor0 = 0;
|
|
uint8_t u_csamul_cla16_fa9_8_and0 = 0;
|
|
uint8_t u_csamul_cla16_fa9_8_xor1 = 0;
|
|
uint8_t u_csamul_cla16_fa9_8_and1 = 0;
|
|
uint8_t u_csamul_cla16_fa9_8_or0 = 0;
|
|
uint8_t u_csamul_cla16_and10_8 = 0;
|
|
uint8_t u_csamul_cla16_fa10_8_xor0 = 0;
|
|
uint8_t u_csamul_cla16_fa10_8_and0 = 0;
|
|
uint8_t u_csamul_cla16_fa10_8_xor1 = 0;
|
|
uint8_t u_csamul_cla16_fa10_8_and1 = 0;
|
|
uint8_t u_csamul_cla16_fa10_8_or0 = 0;
|
|
uint8_t u_csamul_cla16_and11_8 = 0;
|
|
uint8_t u_csamul_cla16_fa11_8_xor0 = 0;
|
|
uint8_t u_csamul_cla16_fa11_8_and0 = 0;
|
|
uint8_t u_csamul_cla16_fa11_8_xor1 = 0;
|
|
uint8_t u_csamul_cla16_fa11_8_and1 = 0;
|
|
uint8_t u_csamul_cla16_fa11_8_or0 = 0;
|
|
uint8_t u_csamul_cla16_and12_8 = 0;
|
|
uint8_t u_csamul_cla16_fa12_8_xor0 = 0;
|
|
uint8_t u_csamul_cla16_fa12_8_and0 = 0;
|
|
uint8_t u_csamul_cla16_fa12_8_xor1 = 0;
|
|
uint8_t u_csamul_cla16_fa12_8_and1 = 0;
|
|
uint8_t u_csamul_cla16_fa12_8_or0 = 0;
|
|
uint8_t u_csamul_cla16_and13_8 = 0;
|
|
uint8_t u_csamul_cla16_fa13_8_xor0 = 0;
|
|
uint8_t u_csamul_cla16_fa13_8_and0 = 0;
|
|
uint8_t u_csamul_cla16_fa13_8_xor1 = 0;
|
|
uint8_t u_csamul_cla16_fa13_8_and1 = 0;
|
|
uint8_t u_csamul_cla16_fa13_8_or0 = 0;
|
|
uint8_t u_csamul_cla16_and14_8 = 0;
|
|
uint8_t u_csamul_cla16_fa14_8_xor0 = 0;
|
|
uint8_t u_csamul_cla16_fa14_8_and0 = 0;
|
|
uint8_t u_csamul_cla16_fa14_8_xor1 = 0;
|
|
uint8_t u_csamul_cla16_fa14_8_and1 = 0;
|
|
uint8_t u_csamul_cla16_fa14_8_or0 = 0;
|
|
uint8_t u_csamul_cla16_and15_8 = 0;
|
|
uint8_t u_csamul_cla16_and0_9 = 0;
|
|
uint8_t u_csamul_cla16_fa0_9_xor0 = 0;
|
|
uint8_t u_csamul_cla16_fa0_9_and0 = 0;
|
|
uint8_t u_csamul_cla16_fa0_9_xor1 = 0;
|
|
uint8_t u_csamul_cla16_fa0_9_and1 = 0;
|
|
uint8_t u_csamul_cla16_fa0_9_or0 = 0;
|
|
uint8_t u_csamul_cla16_and1_9 = 0;
|
|
uint8_t u_csamul_cla16_fa1_9_xor0 = 0;
|
|
uint8_t u_csamul_cla16_fa1_9_and0 = 0;
|
|
uint8_t u_csamul_cla16_fa1_9_xor1 = 0;
|
|
uint8_t u_csamul_cla16_fa1_9_and1 = 0;
|
|
uint8_t u_csamul_cla16_fa1_9_or0 = 0;
|
|
uint8_t u_csamul_cla16_and2_9 = 0;
|
|
uint8_t u_csamul_cla16_fa2_9_xor0 = 0;
|
|
uint8_t u_csamul_cla16_fa2_9_and0 = 0;
|
|
uint8_t u_csamul_cla16_fa2_9_xor1 = 0;
|
|
uint8_t u_csamul_cla16_fa2_9_and1 = 0;
|
|
uint8_t u_csamul_cla16_fa2_9_or0 = 0;
|
|
uint8_t u_csamul_cla16_and3_9 = 0;
|
|
uint8_t u_csamul_cla16_fa3_9_xor0 = 0;
|
|
uint8_t u_csamul_cla16_fa3_9_and0 = 0;
|
|
uint8_t u_csamul_cla16_fa3_9_xor1 = 0;
|
|
uint8_t u_csamul_cla16_fa3_9_and1 = 0;
|
|
uint8_t u_csamul_cla16_fa3_9_or0 = 0;
|
|
uint8_t u_csamul_cla16_and4_9 = 0;
|
|
uint8_t u_csamul_cla16_fa4_9_xor0 = 0;
|
|
uint8_t u_csamul_cla16_fa4_9_and0 = 0;
|
|
uint8_t u_csamul_cla16_fa4_9_xor1 = 0;
|
|
uint8_t u_csamul_cla16_fa4_9_and1 = 0;
|
|
uint8_t u_csamul_cla16_fa4_9_or0 = 0;
|
|
uint8_t u_csamul_cla16_and5_9 = 0;
|
|
uint8_t u_csamul_cla16_fa5_9_xor0 = 0;
|
|
uint8_t u_csamul_cla16_fa5_9_and0 = 0;
|
|
uint8_t u_csamul_cla16_fa5_9_xor1 = 0;
|
|
uint8_t u_csamul_cla16_fa5_9_and1 = 0;
|
|
uint8_t u_csamul_cla16_fa5_9_or0 = 0;
|
|
uint8_t u_csamul_cla16_and6_9 = 0;
|
|
uint8_t u_csamul_cla16_fa6_9_xor0 = 0;
|
|
uint8_t u_csamul_cla16_fa6_9_and0 = 0;
|
|
uint8_t u_csamul_cla16_fa6_9_xor1 = 0;
|
|
uint8_t u_csamul_cla16_fa6_9_and1 = 0;
|
|
uint8_t u_csamul_cla16_fa6_9_or0 = 0;
|
|
uint8_t u_csamul_cla16_and7_9 = 0;
|
|
uint8_t u_csamul_cla16_fa7_9_xor0 = 0;
|
|
uint8_t u_csamul_cla16_fa7_9_and0 = 0;
|
|
uint8_t u_csamul_cla16_fa7_9_xor1 = 0;
|
|
uint8_t u_csamul_cla16_fa7_9_and1 = 0;
|
|
uint8_t u_csamul_cla16_fa7_9_or0 = 0;
|
|
uint8_t u_csamul_cla16_and8_9 = 0;
|
|
uint8_t u_csamul_cla16_fa8_9_xor0 = 0;
|
|
uint8_t u_csamul_cla16_fa8_9_and0 = 0;
|
|
uint8_t u_csamul_cla16_fa8_9_xor1 = 0;
|
|
uint8_t u_csamul_cla16_fa8_9_and1 = 0;
|
|
uint8_t u_csamul_cla16_fa8_9_or0 = 0;
|
|
uint8_t u_csamul_cla16_and9_9 = 0;
|
|
uint8_t u_csamul_cla16_fa9_9_xor0 = 0;
|
|
uint8_t u_csamul_cla16_fa9_9_and0 = 0;
|
|
uint8_t u_csamul_cla16_fa9_9_xor1 = 0;
|
|
uint8_t u_csamul_cla16_fa9_9_and1 = 0;
|
|
uint8_t u_csamul_cla16_fa9_9_or0 = 0;
|
|
uint8_t u_csamul_cla16_and10_9 = 0;
|
|
uint8_t u_csamul_cla16_fa10_9_xor0 = 0;
|
|
uint8_t u_csamul_cla16_fa10_9_and0 = 0;
|
|
uint8_t u_csamul_cla16_fa10_9_xor1 = 0;
|
|
uint8_t u_csamul_cla16_fa10_9_and1 = 0;
|
|
uint8_t u_csamul_cla16_fa10_9_or0 = 0;
|
|
uint8_t u_csamul_cla16_and11_9 = 0;
|
|
uint8_t u_csamul_cla16_fa11_9_xor0 = 0;
|
|
uint8_t u_csamul_cla16_fa11_9_and0 = 0;
|
|
uint8_t u_csamul_cla16_fa11_9_xor1 = 0;
|
|
uint8_t u_csamul_cla16_fa11_9_and1 = 0;
|
|
uint8_t u_csamul_cla16_fa11_9_or0 = 0;
|
|
uint8_t u_csamul_cla16_and12_9 = 0;
|
|
uint8_t u_csamul_cla16_fa12_9_xor0 = 0;
|
|
uint8_t u_csamul_cla16_fa12_9_and0 = 0;
|
|
uint8_t u_csamul_cla16_fa12_9_xor1 = 0;
|
|
uint8_t u_csamul_cla16_fa12_9_and1 = 0;
|
|
uint8_t u_csamul_cla16_fa12_9_or0 = 0;
|
|
uint8_t u_csamul_cla16_and13_9 = 0;
|
|
uint8_t u_csamul_cla16_fa13_9_xor0 = 0;
|
|
uint8_t u_csamul_cla16_fa13_9_and0 = 0;
|
|
uint8_t u_csamul_cla16_fa13_9_xor1 = 0;
|
|
uint8_t u_csamul_cla16_fa13_9_and1 = 0;
|
|
uint8_t u_csamul_cla16_fa13_9_or0 = 0;
|
|
uint8_t u_csamul_cla16_and14_9 = 0;
|
|
uint8_t u_csamul_cla16_fa14_9_xor0 = 0;
|
|
uint8_t u_csamul_cla16_fa14_9_and0 = 0;
|
|
uint8_t u_csamul_cla16_fa14_9_xor1 = 0;
|
|
uint8_t u_csamul_cla16_fa14_9_and1 = 0;
|
|
uint8_t u_csamul_cla16_fa14_9_or0 = 0;
|
|
uint8_t u_csamul_cla16_and15_9 = 0;
|
|
uint8_t u_csamul_cla16_and0_10 = 0;
|
|
uint8_t u_csamul_cla16_fa0_10_xor0 = 0;
|
|
uint8_t u_csamul_cla16_fa0_10_and0 = 0;
|
|
uint8_t u_csamul_cla16_fa0_10_xor1 = 0;
|
|
uint8_t u_csamul_cla16_fa0_10_and1 = 0;
|
|
uint8_t u_csamul_cla16_fa0_10_or0 = 0;
|
|
uint8_t u_csamul_cla16_and1_10 = 0;
|
|
uint8_t u_csamul_cla16_fa1_10_xor0 = 0;
|
|
uint8_t u_csamul_cla16_fa1_10_and0 = 0;
|
|
uint8_t u_csamul_cla16_fa1_10_xor1 = 0;
|
|
uint8_t u_csamul_cla16_fa1_10_and1 = 0;
|
|
uint8_t u_csamul_cla16_fa1_10_or0 = 0;
|
|
uint8_t u_csamul_cla16_and2_10 = 0;
|
|
uint8_t u_csamul_cla16_fa2_10_xor0 = 0;
|
|
uint8_t u_csamul_cla16_fa2_10_and0 = 0;
|
|
uint8_t u_csamul_cla16_fa2_10_xor1 = 0;
|
|
uint8_t u_csamul_cla16_fa2_10_and1 = 0;
|
|
uint8_t u_csamul_cla16_fa2_10_or0 = 0;
|
|
uint8_t u_csamul_cla16_and3_10 = 0;
|
|
uint8_t u_csamul_cla16_fa3_10_xor0 = 0;
|
|
uint8_t u_csamul_cla16_fa3_10_and0 = 0;
|
|
uint8_t u_csamul_cla16_fa3_10_xor1 = 0;
|
|
uint8_t u_csamul_cla16_fa3_10_and1 = 0;
|
|
uint8_t u_csamul_cla16_fa3_10_or0 = 0;
|
|
uint8_t u_csamul_cla16_and4_10 = 0;
|
|
uint8_t u_csamul_cla16_fa4_10_xor0 = 0;
|
|
uint8_t u_csamul_cla16_fa4_10_and0 = 0;
|
|
uint8_t u_csamul_cla16_fa4_10_xor1 = 0;
|
|
uint8_t u_csamul_cla16_fa4_10_and1 = 0;
|
|
uint8_t u_csamul_cla16_fa4_10_or0 = 0;
|
|
uint8_t u_csamul_cla16_and5_10 = 0;
|
|
uint8_t u_csamul_cla16_fa5_10_xor0 = 0;
|
|
uint8_t u_csamul_cla16_fa5_10_and0 = 0;
|
|
uint8_t u_csamul_cla16_fa5_10_xor1 = 0;
|
|
uint8_t u_csamul_cla16_fa5_10_and1 = 0;
|
|
uint8_t u_csamul_cla16_fa5_10_or0 = 0;
|
|
uint8_t u_csamul_cla16_and6_10 = 0;
|
|
uint8_t u_csamul_cla16_fa6_10_xor0 = 0;
|
|
uint8_t u_csamul_cla16_fa6_10_and0 = 0;
|
|
uint8_t u_csamul_cla16_fa6_10_xor1 = 0;
|
|
uint8_t u_csamul_cla16_fa6_10_and1 = 0;
|
|
uint8_t u_csamul_cla16_fa6_10_or0 = 0;
|
|
uint8_t u_csamul_cla16_and7_10 = 0;
|
|
uint8_t u_csamul_cla16_fa7_10_xor0 = 0;
|
|
uint8_t u_csamul_cla16_fa7_10_and0 = 0;
|
|
uint8_t u_csamul_cla16_fa7_10_xor1 = 0;
|
|
uint8_t u_csamul_cla16_fa7_10_and1 = 0;
|
|
uint8_t u_csamul_cla16_fa7_10_or0 = 0;
|
|
uint8_t u_csamul_cla16_and8_10 = 0;
|
|
uint8_t u_csamul_cla16_fa8_10_xor0 = 0;
|
|
uint8_t u_csamul_cla16_fa8_10_and0 = 0;
|
|
uint8_t u_csamul_cla16_fa8_10_xor1 = 0;
|
|
uint8_t u_csamul_cla16_fa8_10_and1 = 0;
|
|
uint8_t u_csamul_cla16_fa8_10_or0 = 0;
|
|
uint8_t u_csamul_cla16_and9_10 = 0;
|
|
uint8_t u_csamul_cla16_fa9_10_xor0 = 0;
|
|
uint8_t u_csamul_cla16_fa9_10_and0 = 0;
|
|
uint8_t u_csamul_cla16_fa9_10_xor1 = 0;
|
|
uint8_t u_csamul_cla16_fa9_10_and1 = 0;
|
|
uint8_t u_csamul_cla16_fa9_10_or0 = 0;
|
|
uint8_t u_csamul_cla16_and10_10 = 0;
|
|
uint8_t u_csamul_cla16_fa10_10_xor0 = 0;
|
|
uint8_t u_csamul_cla16_fa10_10_and0 = 0;
|
|
uint8_t u_csamul_cla16_fa10_10_xor1 = 0;
|
|
uint8_t u_csamul_cla16_fa10_10_and1 = 0;
|
|
uint8_t u_csamul_cla16_fa10_10_or0 = 0;
|
|
uint8_t u_csamul_cla16_and11_10 = 0;
|
|
uint8_t u_csamul_cla16_fa11_10_xor0 = 0;
|
|
uint8_t u_csamul_cla16_fa11_10_and0 = 0;
|
|
uint8_t u_csamul_cla16_fa11_10_xor1 = 0;
|
|
uint8_t u_csamul_cla16_fa11_10_and1 = 0;
|
|
uint8_t u_csamul_cla16_fa11_10_or0 = 0;
|
|
uint8_t u_csamul_cla16_and12_10 = 0;
|
|
uint8_t u_csamul_cla16_fa12_10_xor0 = 0;
|
|
uint8_t u_csamul_cla16_fa12_10_and0 = 0;
|
|
uint8_t u_csamul_cla16_fa12_10_xor1 = 0;
|
|
uint8_t u_csamul_cla16_fa12_10_and1 = 0;
|
|
uint8_t u_csamul_cla16_fa12_10_or0 = 0;
|
|
uint8_t u_csamul_cla16_and13_10 = 0;
|
|
uint8_t u_csamul_cla16_fa13_10_xor0 = 0;
|
|
uint8_t u_csamul_cla16_fa13_10_and0 = 0;
|
|
uint8_t u_csamul_cla16_fa13_10_xor1 = 0;
|
|
uint8_t u_csamul_cla16_fa13_10_and1 = 0;
|
|
uint8_t u_csamul_cla16_fa13_10_or0 = 0;
|
|
uint8_t u_csamul_cla16_and14_10 = 0;
|
|
uint8_t u_csamul_cla16_fa14_10_xor0 = 0;
|
|
uint8_t u_csamul_cla16_fa14_10_and0 = 0;
|
|
uint8_t u_csamul_cla16_fa14_10_xor1 = 0;
|
|
uint8_t u_csamul_cla16_fa14_10_and1 = 0;
|
|
uint8_t u_csamul_cla16_fa14_10_or0 = 0;
|
|
uint8_t u_csamul_cla16_and15_10 = 0;
|
|
uint8_t u_csamul_cla16_and0_11 = 0;
|
|
uint8_t u_csamul_cla16_fa0_11_xor0 = 0;
|
|
uint8_t u_csamul_cla16_fa0_11_and0 = 0;
|
|
uint8_t u_csamul_cla16_fa0_11_xor1 = 0;
|
|
uint8_t u_csamul_cla16_fa0_11_and1 = 0;
|
|
uint8_t u_csamul_cla16_fa0_11_or0 = 0;
|
|
uint8_t u_csamul_cla16_and1_11 = 0;
|
|
uint8_t u_csamul_cla16_fa1_11_xor0 = 0;
|
|
uint8_t u_csamul_cla16_fa1_11_and0 = 0;
|
|
uint8_t u_csamul_cla16_fa1_11_xor1 = 0;
|
|
uint8_t u_csamul_cla16_fa1_11_and1 = 0;
|
|
uint8_t u_csamul_cla16_fa1_11_or0 = 0;
|
|
uint8_t u_csamul_cla16_and2_11 = 0;
|
|
uint8_t u_csamul_cla16_fa2_11_xor0 = 0;
|
|
uint8_t u_csamul_cla16_fa2_11_and0 = 0;
|
|
uint8_t u_csamul_cla16_fa2_11_xor1 = 0;
|
|
uint8_t u_csamul_cla16_fa2_11_and1 = 0;
|
|
uint8_t u_csamul_cla16_fa2_11_or0 = 0;
|
|
uint8_t u_csamul_cla16_and3_11 = 0;
|
|
uint8_t u_csamul_cla16_fa3_11_xor0 = 0;
|
|
uint8_t u_csamul_cla16_fa3_11_and0 = 0;
|
|
uint8_t u_csamul_cla16_fa3_11_xor1 = 0;
|
|
uint8_t u_csamul_cla16_fa3_11_and1 = 0;
|
|
uint8_t u_csamul_cla16_fa3_11_or0 = 0;
|
|
uint8_t u_csamul_cla16_and4_11 = 0;
|
|
uint8_t u_csamul_cla16_fa4_11_xor0 = 0;
|
|
uint8_t u_csamul_cla16_fa4_11_and0 = 0;
|
|
uint8_t u_csamul_cla16_fa4_11_xor1 = 0;
|
|
uint8_t u_csamul_cla16_fa4_11_and1 = 0;
|
|
uint8_t u_csamul_cla16_fa4_11_or0 = 0;
|
|
uint8_t u_csamul_cla16_and5_11 = 0;
|
|
uint8_t u_csamul_cla16_fa5_11_xor0 = 0;
|
|
uint8_t u_csamul_cla16_fa5_11_and0 = 0;
|
|
uint8_t u_csamul_cla16_fa5_11_xor1 = 0;
|
|
uint8_t u_csamul_cla16_fa5_11_and1 = 0;
|
|
uint8_t u_csamul_cla16_fa5_11_or0 = 0;
|
|
uint8_t u_csamul_cla16_and6_11 = 0;
|
|
uint8_t u_csamul_cla16_fa6_11_xor0 = 0;
|
|
uint8_t u_csamul_cla16_fa6_11_and0 = 0;
|
|
uint8_t u_csamul_cla16_fa6_11_xor1 = 0;
|
|
uint8_t u_csamul_cla16_fa6_11_and1 = 0;
|
|
uint8_t u_csamul_cla16_fa6_11_or0 = 0;
|
|
uint8_t u_csamul_cla16_and7_11 = 0;
|
|
uint8_t u_csamul_cla16_fa7_11_xor0 = 0;
|
|
uint8_t u_csamul_cla16_fa7_11_and0 = 0;
|
|
uint8_t u_csamul_cla16_fa7_11_xor1 = 0;
|
|
uint8_t u_csamul_cla16_fa7_11_and1 = 0;
|
|
uint8_t u_csamul_cla16_fa7_11_or0 = 0;
|
|
uint8_t u_csamul_cla16_and8_11 = 0;
|
|
uint8_t u_csamul_cla16_fa8_11_xor0 = 0;
|
|
uint8_t u_csamul_cla16_fa8_11_and0 = 0;
|
|
uint8_t u_csamul_cla16_fa8_11_xor1 = 0;
|
|
uint8_t u_csamul_cla16_fa8_11_and1 = 0;
|
|
uint8_t u_csamul_cla16_fa8_11_or0 = 0;
|
|
uint8_t u_csamul_cla16_and9_11 = 0;
|
|
uint8_t u_csamul_cla16_fa9_11_xor0 = 0;
|
|
uint8_t u_csamul_cla16_fa9_11_and0 = 0;
|
|
uint8_t u_csamul_cla16_fa9_11_xor1 = 0;
|
|
uint8_t u_csamul_cla16_fa9_11_and1 = 0;
|
|
uint8_t u_csamul_cla16_fa9_11_or0 = 0;
|
|
uint8_t u_csamul_cla16_and10_11 = 0;
|
|
uint8_t u_csamul_cla16_fa10_11_xor0 = 0;
|
|
uint8_t u_csamul_cla16_fa10_11_and0 = 0;
|
|
uint8_t u_csamul_cla16_fa10_11_xor1 = 0;
|
|
uint8_t u_csamul_cla16_fa10_11_and1 = 0;
|
|
uint8_t u_csamul_cla16_fa10_11_or0 = 0;
|
|
uint8_t u_csamul_cla16_and11_11 = 0;
|
|
uint8_t u_csamul_cla16_fa11_11_xor0 = 0;
|
|
uint8_t u_csamul_cla16_fa11_11_and0 = 0;
|
|
uint8_t u_csamul_cla16_fa11_11_xor1 = 0;
|
|
uint8_t u_csamul_cla16_fa11_11_and1 = 0;
|
|
uint8_t u_csamul_cla16_fa11_11_or0 = 0;
|
|
uint8_t u_csamul_cla16_and12_11 = 0;
|
|
uint8_t u_csamul_cla16_fa12_11_xor0 = 0;
|
|
uint8_t u_csamul_cla16_fa12_11_and0 = 0;
|
|
uint8_t u_csamul_cla16_fa12_11_xor1 = 0;
|
|
uint8_t u_csamul_cla16_fa12_11_and1 = 0;
|
|
uint8_t u_csamul_cla16_fa12_11_or0 = 0;
|
|
uint8_t u_csamul_cla16_and13_11 = 0;
|
|
uint8_t u_csamul_cla16_fa13_11_xor0 = 0;
|
|
uint8_t u_csamul_cla16_fa13_11_and0 = 0;
|
|
uint8_t u_csamul_cla16_fa13_11_xor1 = 0;
|
|
uint8_t u_csamul_cla16_fa13_11_and1 = 0;
|
|
uint8_t u_csamul_cla16_fa13_11_or0 = 0;
|
|
uint8_t u_csamul_cla16_and14_11 = 0;
|
|
uint8_t u_csamul_cla16_fa14_11_xor0 = 0;
|
|
uint8_t u_csamul_cla16_fa14_11_and0 = 0;
|
|
uint8_t u_csamul_cla16_fa14_11_xor1 = 0;
|
|
uint8_t u_csamul_cla16_fa14_11_and1 = 0;
|
|
uint8_t u_csamul_cla16_fa14_11_or0 = 0;
|
|
uint8_t u_csamul_cla16_and15_11 = 0;
|
|
uint8_t u_csamul_cla16_and0_12 = 0;
|
|
uint8_t u_csamul_cla16_fa0_12_xor0 = 0;
|
|
uint8_t u_csamul_cla16_fa0_12_and0 = 0;
|
|
uint8_t u_csamul_cla16_fa0_12_xor1 = 0;
|
|
uint8_t u_csamul_cla16_fa0_12_and1 = 0;
|
|
uint8_t u_csamul_cla16_fa0_12_or0 = 0;
|
|
uint8_t u_csamul_cla16_and1_12 = 0;
|
|
uint8_t u_csamul_cla16_fa1_12_xor0 = 0;
|
|
uint8_t u_csamul_cla16_fa1_12_and0 = 0;
|
|
uint8_t u_csamul_cla16_fa1_12_xor1 = 0;
|
|
uint8_t u_csamul_cla16_fa1_12_and1 = 0;
|
|
uint8_t u_csamul_cla16_fa1_12_or0 = 0;
|
|
uint8_t u_csamul_cla16_and2_12 = 0;
|
|
uint8_t u_csamul_cla16_fa2_12_xor0 = 0;
|
|
uint8_t u_csamul_cla16_fa2_12_and0 = 0;
|
|
uint8_t u_csamul_cla16_fa2_12_xor1 = 0;
|
|
uint8_t u_csamul_cla16_fa2_12_and1 = 0;
|
|
uint8_t u_csamul_cla16_fa2_12_or0 = 0;
|
|
uint8_t u_csamul_cla16_and3_12 = 0;
|
|
uint8_t u_csamul_cla16_fa3_12_xor0 = 0;
|
|
uint8_t u_csamul_cla16_fa3_12_and0 = 0;
|
|
uint8_t u_csamul_cla16_fa3_12_xor1 = 0;
|
|
uint8_t u_csamul_cla16_fa3_12_and1 = 0;
|
|
uint8_t u_csamul_cla16_fa3_12_or0 = 0;
|
|
uint8_t u_csamul_cla16_and4_12 = 0;
|
|
uint8_t u_csamul_cla16_fa4_12_xor0 = 0;
|
|
uint8_t u_csamul_cla16_fa4_12_and0 = 0;
|
|
uint8_t u_csamul_cla16_fa4_12_xor1 = 0;
|
|
uint8_t u_csamul_cla16_fa4_12_and1 = 0;
|
|
uint8_t u_csamul_cla16_fa4_12_or0 = 0;
|
|
uint8_t u_csamul_cla16_and5_12 = 0;
|
|
uint8_t u_csamul_cla16_fa5_12_xor0 = 0;
|
|
uint8_t u_csamul_cla16_fa5_12_and0 = 0;
|
|
uint8_t u_csamul_cla16_fa5_12_xor1 = 0;
|
|
uint8_t u_csamul_cla16_fa5_12_and1 = 0;
|
|
uint8_t u_csamul_cla16_fa5_12_or0 = 0;
|
|
uint8_t u_csamul_cla16_and6_12 = 0;
|
|
uint8_t u_csamul_cla16_fa6_12_xor0 = 0;
|
|
uint8_t u_csamul_cla16_fa6_12_and0 = 0;
|
|
uint8_t u_csamul_cla16_fa6_12_xor1 = 0;
|
|
uint8_t u_csamul_cla16_fa6_12_and1 = 0;
|
|
uint8_t u_csamul_cla16_fa6_12_or0 = 0;
|
|
uint8_t u_csamul_cla16_and7_12 = 0;
|
|
uint8_t u_csamul_cla16_fa7_12_xor0 = 0;
|
|
uint8_t u_csamul_cla16_fa7_12_and0 = 0;
|
|
uint8_t u_csamul_cla16_fa7_12_xor1 = 0;
|
|
uint8_t u_csamul_cla16_fa7_12_and1 = 0;
|
|
uint8_t u_csamul_cla16_fa7_12_or0 = 0;
|
|
uint8_t u_csamul_cla16_and8_12 = 0;
|
|
uint8_t u_csamul_cla16_fa8_12_xor0 = 0;
|
|
uint8_t u_csamul_cla16_fa8_12_and0 = 0;
|
|
uint8_t u_csamul_cla16_fa8_12_xor1 = 0;
|
|
uint8_t u_csamul_cla16_fa8_12_and1 = 0;
|
|
uint8_t u_csamul_cla16_fa8_12_or0 = 0;
|
|
uint8_t u_csamul_cla16_and9_12 = 0;
|
|
uint8_t u_csamul_cla16_fa9_12_xor0 = 0;
|
|
uint8_t u_csamul_cla16_fa9_12_and0 = 0;
|
|
uint8_t u_csamul_cla16_fa9_12_xor1 = 0;
|
|
uint8_t u_csamul_cla16_fa9_12_and1 = 0;
|
|
uint8_t u_csamul_cla16_fa9_12_or0 = 0;
|
|
uint8_t u_csamul_cla16_and10_12 = 0;
|
|
uint8_t u_csamul_cla16_fa10_12_xor0 = 0;
|
|
uint8_t u_csamul_cla16_fa10_12_and0 = 0;
|
|
uint8_t u_csamul_cla16_fa10_12_xor1 = 0;
|
|
uint8_t u_csamul_cla16_fa10_12_and1 = 0;
|
|
uint8_t u_csamul_cla16_fa10_12_or0 = 0;
|
|
uint8_t u_csamul_cla16_and11_12 = 0;
|
|
uint8_t u_csamul_cla16_fa11_12_xor0 = 0;
|
|
uint8_t u_csamul_cla16_fa11_12_and0 = 0;
|
|
uint8_t u_csamul_cla16_fa11_12_xor1 = 0;
|
|
uint8_t u_csamul_cla16_fa11_12_and1 = 0;
|
|
uint8_t u_csamul_cla16_fa11_12_or0 = 0;
|
|
uint8_t u_csamul_cla16_and12_12 = 0;
|
|
uint8_t u_csamul_cla16_fa12_12_xor0 = 0;
|
|
uint8_t u_csamul_cla16_fa12_12_and0 = 0;
|
|
uint8_t u_csamul_cla16_fa12_12_xor1 = 0;
|
|
uint8_t u_csamul_cla16_fa12_12_and1 = 0;
|
|
uint8_t u_csamul_cla16_fa12_12_or0 = 0;
|
|
uint8_t u_csamul_cla16_and13_12 = 0;
|
|
uint8_t u_csamul_cla16_fa13_12_xor0 = 0;
|
|
uint8_t u_csamul_cla16_fa13_12_and0 = 0;
|
|
uint8_t u_csamul_cla16_fa13_12_xor1 = 0;
|
|
uint8_t u_csamul_cla16_fa13_12_and1 = 0;
|
|
uint8_t u_csamul_cla16_fa13_12_or0 = 0;
|
|
uint8_t u_csamul_cla16_and14_12 = 0;
|
|
uint8_t u_csamul_cla16_fa14_12_xor0 = 0;
|
|
uint8_t u_csamul_cla16_fa14_12_and0 = 0;
|
|
uint8_t u_csamul_cla16_fa14_12_xor1 = 0;
|
|
uint8_t u_csamul_cla16_fa14_12_and1 = 0;
|
|
uint8_t u_csamul_cla16_fa14_12_or0 = 0;
|
|
uint8_t u_csamul_cla16_and15_12 = 0;
|
|
uint8_t u_csamul_cla16_and0_13 = 0;
|
|
uint8_t u_csamul_cla16_fa0_13_xor0 = 0;
|
|
uint8_t u_csamul_cla16_fa0_13_and0 = 0;
|
|
uint8_t u_csamul_cla16_fa0_13_xor1 = 0;
|
|
uint8_t u_csamul_cla16_fa0_13_and1 = 0;
|
|
uint8_t u_csamul_cla16_fa0_13_or0 = 0;
|
|
uint8_t u_csamul_cla16_and1_13 = 0;
|
|
uint8_t u_csamul_cla16_fa1_13_xor0 = 0;
|
|
uint8_t u_csamul_cla16_fa1_13_and0 = 0;
|
|
uint8_t u_csamul_cla16_fa1_13_xor1 = 0;
|
|
uint8_t u_csamul_cla16_fa1_13_and1 = 0;
|
|
uint8_t u_csamul_cla16_fa1_13_or0 = 0;
|
|
uint8_t u_csamul_cla16_and2_13 = 0;
|
|
uint8_t u_csamul_cla16_fa2_13_xor0 = 0;
|
|
uint8_t u_csamul_cla16_fa2_13_and0 = 0;
|
|
uint8_t u_csamul_cla16_fa2_13_xor1 = 0;
|
|
uint8_t u_csamul_cla16_fa2_13_and1 = 0;
|
|
uint8_t u_csamul_cla16_fa2_13_or0 = 0;
|
|
uint8_t u_csamul_cla16_and3_13 = 0;
|
|
uint8_t u_csamul_cla16_fa3_13_xor0 = 0;
|
|
uint8_t u_csamul_cla16_fa3_13_and0 = 0;
|
|
uint8_t u_csamul_cla16_fa3_13_xor1 = 0;
|
|
uint8_t u_csamul_cla16_fa3_13_and1 = 0;
|
|
uint8_t u_csamul_cla16_fa3_13_or0 = 0;
|
|
uint8_t u_csamul_cla16_and4_13 = 0;
|
|
uint8_t u_csamul_cla16_fa4_13_xor0 = 0;
|
|
uint8_t u_csamul_cla16_fa4_13_and0 = 0;
|
|
uint8_t u_csamul_cla16_fa4_13_xor1 = 0;
|
|
uint8_t u_csamul_cla16_fa4_13_and1 = 0;
|
|
uint8_t u_csamul_cla16_fa4_13_or0 = 0;
|
|
uint8_t u_csamul_cla16_and5_13 = 0;
|
|
uint8_t u_csamul_cla16_fa5_13_xor0 = 0;
|
|
uint8_t u_csamul_cla16_fa5_13_and0 = 0;
|
|
uint8_t u_csamul_cla16_fa5_13_xor1 = 0;
|
|
uint8_t u_csamul_cla16_fa5_13_and1 = 0;
|
|
uint8_t u_csamul_cla16_fa5_13_or0 = 0;
|
|
uint8_t u_csamul_cla16_and6_13 = 0;
|
|
uint8_t u_csamul_cla16_fa6_13_xor0 = 0;
|
|
uint8_t u_csamul_cla16_fa6_13_and0 = 0;
|
|
uint8_t u_csamul_cla16_fa6_13_xor1 = 0;
|
|
uint8_t u_csamul_cla16_fa6_13_and1 = 0;
|
|
uint8_t u_csamul_cla16_fa6_13_or0 = 0;
|
|
uint8_t u_csamul_cla16_and7_13 = 0;
|
|
uint8_t u_csamul_cla16_fa7_13_xor0 = 0;
|
|
uint8_t u_csamul_cla16_fa7_13_and0 = 0;
|
|
uint8_t u_csamul_cla16_fa7_13_xor1 = 0;
|
|
uint8_t u_csamul_cla16_fa7_13_and1 = 0;
|
|
uint8_t u_csamul_cla16_fa7_13_or0 = 0;
|
|
uint8_t u_csamul_cla16_and8_13 = 0;
|
|
uint8_t u_csamul_cla16_fa8_13_xor0 = 0;
|
|
uint8_t u_csamul_cla16_fa8_13_and0 = 0;
|
|
uint8_t u_csamul_cla16_fa8_13_xor1 = 0;
|
|
uint8_t u_csamul_cla16_fa8_13_and1 = 0;
|
|
uint8_t u_csamul_cla16_fa8_13_or0 = 0;
|
|
uint8_t u_csamul_cla16_and9_13 = 0;
|
|
uint8_t u_csamul_cla16_fa9_13_xor0 = 0;
|
|
uint8_t u_csamul_cla16_fa9_13_and0 = 0;
|
|
uint8_t u_csamul_cla16_fa9_13_xor1 = 0;
|
|
uint8_t u_csamul_cla16_fa9_13_and1 = 0;
|
|
uint8_t u_csamul_cla16_fa9_13_or0 = 0;
|
|
uint8_t u_csamul_cla16_and10_13 = 0;
|
|
uint8_t u_csamul_cla16_fa10_13_xor0 = 0;
|
|
uint8_t u_csamul_cla16_fa10_13_and0 = 0;
|
|
uint8_t u_csamul_cla16_fa10_13_xor1 = 0;
|
|
uint8_t u_csamul_cla16_fa10_13_and1 = 0;
|
|
uint8_t u_csamul_cla16_fa10_13_or0 = 0;
|
|
uint8_t u_csamul_cla16_and11_13 = 0;
|
|
uint8_t u_csamul_cla16_fa11_13_xor0 = 0;
|
|
uint8_t u_csamul_cla16_fa11_13_and0 = 0;
|
|
uint8_t u_csamul_cla16_fa11_13_xor1 = 0;
|
|
uint8_t u_csamul_cla16_fa11_13_and1 = 0;
|
|
uint8_t u_csamul_cla16_fa11_13_or0 = 0;
|
|
uint8_t u_csamul_cla16_and12_13 = 0;
|
|
uint8_t u_csamul_cla16_fa12_13_xor0 = 0;
|
|
uint8_t u_csamul_cla16_fa12_13_and0 = 0;
|
|
uint8_t u_csamul_cla16_fa12_13_xor1 = 0;
|
|
uint8_t u_csamul_cla16_fa12_13_and1 = 0;
|
|
uint8_t u_csamul_cla16_fa12_13_or0 = 0;
|
|
uint8_t u_csamul_cla16_and13_13 = 0;
|
|
uint8_t u_csamul_cla16_fa13_13_xor0 = 0;
|
|
uint8_t u_csamul_cla16_fa13_13_and0 = 0;
|
|
uint8_t u_csamul_cla16_fa13_13_xor1 = 0;
|
|
uint8_t u_csamul_cla16_fa13_13_and1 = 0;
|
|
uint8_t u_csamul_cla16_fa13_13_or0 = 0;
|
|
uint8_t u_csamul_cla16_and14_13 = 0;
|
|
uint8_t u_csamul_cla16_fa14_13_xor0 = 0;
|
|
uint8_t u_csamul_cla16_fa14_13_and0 = 0;
|
|
uint8_t u_csamul_cla16_fa14_13_xor1 = 0;
|
|
uint8_t u_csamul_cla16_fa14_13_and1 = 0;
|
|
uint8_t u_csamul_cla16_fa14_13_or0 = 0;
|
|
uint8_t u_csamul_cla16_and15_13 = 0;
|
|
uint8_t u_csamul_cla16_and0_14 = 0;
|
|
uint8_t u_csamul_cla16_fa0_14_xor0 = 0;
|
|
uint8_t u_csamul_cla16_fa0_14_and0 = 0;
|
|
uint8_t u_csamul_cla16_fa0_14_xor1 = 0;
|
|
uint8_t u_csamul_cla16_fa0_14_and1 = 0;
|
|
uint8_t u_csamul_cla16_fa0_14_or0 = 0;
|
|
uint8_t u_csamul_cla16_and1_14 = 0;
|
|
uint8_t u_csamul_cla16_fa1_14_xor0 = 0;
|
|
uint8_t u_csamul_cla16_fa1_14_and0 = 0;
|
|
uint8_t u_csamul_cla16_fa1_14_xor1 = 0;
|
|
uint8_t u_csamul_cla16_fa1_14_and1 = 0;
|
|
uint8_t u_csamul_cla16_fa1_14_or0 = 0;
|
|
uint8_t u_csamul_cla16_and2_14 = 0;
|
|
uint8_t u_csamul_cla16_fa2_14_xor0 = 0;
|
|
uint8_t u_csamul_cla16_fa2_14_and0 = 0;
|
|
uint8_t u_csamul_cla16_fa2_14_xor1 = 0;
|
|
uint8_t u_csamul_cla16_fa2_14_and1 = 0;
|
|
uint8_t u_csamul_cla16_fa2_14_or0 = 0;
|
|
uint8_t u_csamul_cla16_and3_14 = 0;
|
|
uint8_t u_csamul_cla16_fa3_14_xor0 = 0;
|
|
uint8_t u_csamul_cla16_fa3_14_and0 = 0;
|
|
uint8_t u_csamul_cla16_fa3_14_xor1 = 0;
|
|
uint8_t u_csamul_cla16_fa3_14_and1 = 0;
|
|
uint8_t u_csamul_cla16_fa3_14_or0 = 0;
|
|
uint8_t u_csamul_cla16_and4_14 = 0;
|
|
uint8_t u_csamul_cla16_fa4_14_xor0 = 0;
|
|
uint8_t u_csamul_cla16_fa4_14_and0 = 0;
|
|
uint8_t u_csamul_cla16_fa4_14_xor1 = 0;
|
|
uint8_t u_csamul_cla16_fa4_14_and1 = 0;
|
|
uint8_t u_csamul_cla16_fa4_14_or0 = 0;
|
|
uint8_t u_csamul_cla16_and5_14 = 0;
|
|
uint8_t u_csamul_cla16_fa5_14_xor0 = 0;
|
|
uint8_t u_csamul_cla16_fa5_14_and0 = 0;
|
|
uint8_t u_csamul_cla16_fa5_14_xor1 = 0;
|
|
uint8_t u_csamul_cla16_fa5_14_and1 = 0;
|
|
uint8_t u_csamul_cla16_fa5_14_or0 = 0;
|
|
uint8_t u_csamul_cla16_and6_14 = 0;
|
|
uint8_t u_csamul_cla16_fa6_14_xor0 = 0;
|
|
uint8_t u_csamul_cla16_fa6_14_and0 = 0;
|
|
uint8_t u_csamul_cla16_fa6_14_xor1 = 0;
|
|
uint8_t u_csamul_cla16_fa6_14_and1 = 0;
|
|
uint8_t u_csamul_cla16_fa6_14_or0 = 0;
|
|
uint8_t u_csamul_cla16_and7_14 = 0;
|
|
uint8_t u_csamul_cla16_fa7_14_xor0 = 0;
|
|
uint8_t u_csamul_cla16_fa7_14_and0 = 0;
|
|
uint8_t u_csamul_cla16_fa7_14_xor1 = 0;
|
|
uint8_t u_csamul_cla16_fa7_14_and1 = 0;
|
|
uint8_t u_csamul_cla16_fa7_14_or0 = 0;
|
|
uint8_t u_csamul_cla16_and8_14 = 0;
|
|
uint8_t u_csamul_cla16_fa8_14_xor0 = 0;
|
|
uint8_t u_csamul_cla16_fa8_14_and0 = 0;
|
|
uint8_t u_csamul_cla16_fa8_14_xor1 = 0;
|
|
uint8_t u_csamul_cla16_fa8_14_and1 = 0;
|
|
uint8_t u_csamul_cla16_fa8_14_or0 = 0;
|
|
uint8_t u_csamul_cla16_and9_14 = 0;
|
|
uint8_t u_csamul_cla16_fa9_14_xor0 = 0;
|
|
uint8_t u_csamul_cla16_fa9_14_and0 = 0;
|
|
uint8_t u_csamul_cla16_fa9_14_xor1 = 0;
|
|
uint8_t u_csamul_cla16_fa9_14_and1 = 0;
|
|
uint8_t u_csamul_cla16_fa9_14_or0 = 0;
|
|
uint8_t u_csamul_cla16_and10_14 = 0;
|
|
uint8_t u_csamul_cla16_fa10_14_xor0 = 0;
|
|
uint8_t u_csamul_cla16_fa10_14_and0 = 0;
|
|
uint8_t u_csamul_cla16_fa10_14_xor1 = 0;
|
|
uint8_t u_csamul_cla16_fa10_14_and1 = 0;
|
|
uint8_t u_csamul_cla16_fa10_14_or0 = 0;
|
|
uint8_t u_csamul_cla16_and11_14 = 0;
|
|
uint8_t u_csamul_cla16_fa11_14_xor0 = 0;
|
|
uint8_t u_csamul_cla16_fa11_14_and0 = 0;
|
|
uint8_t u_csamul_cla16_fa11_14_xor1 = 0;
|
|
uint8_t u_csamul_cla16_fa11_14_and1 = 0;
|
|
uint8_t u_csamul_cla16_fa11_14_or0 = 0;
|
|
uint8_t u_csamul_cla16_and12_14 = 0;
|
|
uint8_t u_csamul_cla16_fa12_14_xor0 = 0;
|
|
uint8_t u_csamul_cla16_fa12_14_and0 = 0;
|
|
uint8_t u_csamul_cla16_fa12_14_xor1 = 0;
|
|
uint8_t u_csamul_cla16_fa12_14_and1 = 0;
|
|
uint8_t u_csamul_cla16_fa12_14_or0 = 0;
|
|
uint8_t u_csamul_cla16_and13_14 = 0;
|
|
uint8_t u_csamul_cla16_fa13_14_xor0 = 0;
|
|
uint8_t u_csamul_cla16_fa13_14_and0 = 0;
|
|
uint8_t u_csamul_cla16_fa13_14_xor1 = 0;
|
|
uint8_t u_csamul_cla16_fa13_14_and1 = 0;
|
|
uint8_t u_csamul_cla16_fa13_14_or0 = 0;
|
|
uint8_t u_csamul_cla16_and14_14 = 0;
|
|
uint8_t u_csamul_cla16_fa14_14_xor0 = 0;
|
|
uint8_t u_csamul_cla16_fa14_14_and0 = 0;
|
|
uint8_t u_csamul_cla16_fa14_14_xor1 = 0;
|
|
uint8_t u_csamul_cla16_fa14_14_and1 = 0;
|
|
uint8_t u_csamul_cla16_fa14_14_or0 = 0;
|
|
uint8_t u_csamul_cla16_and15_14 = 0;
|
|
uint8_t u_csamul_cla16_and0_15 = 0;
|
|
uint8_t u_csamul_cla16_fa0_15_xor0 = 0;
|
|
uint8_t u_csamul_cla16_fa0_15_and0 = 0;
|
|
uint8_t u_csamul_cla16_fa0_15_xor1 = 0;
|
|
uint8_t u_csamul_cla16_fa0_15_and1 = 0;
|
|
uint8_t u_csamul_cla16_fa0_15_or0 = 0;
|
|
uint8_t u_csamul_cla16_and1_15 = 0;
|
|
uint8_t u_csamul_cla16_fa1_15_xor0 = 0;
|
|
uint8_t u_csamul_cla16_fa1_15_and0 = 0;
|
|
uint8_t u_csamul_cla16_fa1_15_xor1 = 0;
|
|
uint8_t u_csamul_cla16_fa1_15_and1 = 0;
|
|
uint8_t u_csamul_cla16_fa1_15_or0 = 0;
|
|
uint8_t u_csamul_cla16_and2_15 = 0;
|
|
uint8_t u_csamul_cla16_fa2_15_xor0 = 0;
|
|
uint8_t u_csamul_cla16_fa2_15_and0 = 0;
|
|
uint8_t u_csamul_cla16_fa2_15_xor1 = 0;
|
|
uint8_t u_csamul_cla16_fa2_15_and1 = 0;
|
|
uint8_t u_csamul_cla16_fa2_15_or0 = 0;
|
|
uint8_t u_csamul_cla16_and3_15 = 0;
|
|
uint8_t u_csamul_cla16_fa3_15_xor0 = 0;
|
|
uint8_t u_csamul_cla16_fa3_15_and0 = 0;
|
|
uint8_t u_csamul_cla16_fa3_15_xor1 = 0;
|
|
uint8_t u_csamul_cla16_fa3_15_and1 = 0;
|
|
uint8_t u_csamul_cla16_fa3_15_or0 = 0;
|
|
uint8_t u_csamul_cla16_and4_15 = 0;
|
|
uint8_t u_csamul_cla16_fa4_15_xor0 = 0;
|
|
uint8_t u_csamul_cla16_fa4_15_and0 = 0;
|
|
uint8_t u_csamul_cla16_fa4_15_xor1 = 0;
|
|
uint8_t u_csamul_cla16_fa4_15_and1 = 0;
|
|
uint8_t u_csamul_cla16_fa4_15_or0 = 0;
|
|
uint8_t u_csamul_cla16_and5_15 = 0;
|
|
uint8_t u_csamul_cla16_fa5_15_xor0 = 0;
|
|
uint8_t u_csamul_cla16_fa5_15_and0 = 0;
|
|
uint8_t u_csamul_cla16_fa5_15_xor1 = 0;
|
|
uint8_t u_csamul_cla16_fa5_15_and1 = 0;
|
|
uint8_t u_csamul_cla16_fa5_15_or0 = 0;
|
|
uint8_t u_csamul_cla16_and6_15 = 0;
|
|
uint8_t u_csamul_cla16_fa6_15_xor0 = 0;
|
|
uint8_t u_csamul_cla16_fa6_15_and0 = 0;
|
|
uint8_t u_csamul_cla16_fa6_15_xor1 = 0;
|
|
uint8_t u_csamul_cla16_fa6_15_and1 = 0;
|
|
uint8_t u_csamul_cla16_fa6_15_or0 = 0;
|
|
uint8_t u_csamul_cla16_and7_15 = 0;
|
|
uint8_t u_csamul_cla16_fa7_15_xor0 = 0;
|
|
uint8_t u_csamul_cla16_fa7_15_and0 = 0;
|
|
uint8_t u_csamul_cla16_fa7_15_xor1 = 0;
|
|
uint8_t u_csamul_cla16_fa7_15_and1 = 0;
|
|
uint8_t u_csamul_cla16_fa7_15_or0 = 0;
|
|
uint8_t u_csamul_cla16_and8_15 = 0;
|
|
uint8_t u_csamul_cla16_fa8_15_xor0 = 0;
|
|
uint8_t u_csamul_cla16_fa8_15_and0 = 0;
|
|
uint8_t u_csamul_cla16_fa8_15_xor1 = 0;
|
|
uint8_t u_csamul_cla16_fa8_15_and1 = 0;
|
|
uint8_t u_csamul_cla16_fa8_15_or0 = 0;
|
|
uint8_t u_csamul_cla16_and9_15 = 0;
|
|
uint8_t u_csamul_cla16_fa9_15_xor0 = 0;
|
|
uint8_t u_csamul_cla16_fa9_15_and0 = 0;
|
|
uint8_t u_csamul_cla16_fa9_15_xor1 = 0;
|
|
uint8_t u_csamul_cla16_fa9_15_and1 = 0;
|
|
uint8_t u_csamul_cla16_fa9_15_or0 = 0;
|
|
uint8_t u_csamul_cla16_and10_15 = 0;
|
|
uint8_t u_csamul_cla16_fa10_15_xor0 = 0;
|
|
uint8_t u_csamul_cla16_fa10_15_and0 = 0;
|
|
uint8_t u_csamul_cla16_fa10_15_xor1 = 0;
|
|
uint8_t u_csamul_cla16_fa10_15_and1 = 0;
|
|
uint8_t u_csamul_cla16_fa10_15_or0 = 0;
|
|
uint8_t u_csamul_cla16_and11_15 = 0;
|
|
uint8_t u_csamul_cla16_fa11_15_xor0 = 0;
|
|
uint8_t u_csamul_cla16_fa11_15_and0 = 0;
|
|
uint8_t u_csamul_cla16_fa11_15_xor1 = 0;
|
|
uint8_t u_csamul_cla16_fa11_15_and1 = 0;
|
|
uint8_t u_csamul_cla16_fa11_15_or0 = 0;
|
|
uint8_t u_csamul_cla16_and12_15 = 0;
|
|
uint8_t u_csamul_cla16_fa12_15_xor0 = 0;
|
|
uint8_t u_csamul_cla16_fa12_15_and0 = 0;
|
|
uint8_t u_csamul_cla16_fa12_15_xor1 = 0;
|
|
uint8_t u_csamul_cla16_fa12_15_and1 = 0;
|
|
uint8_t u_csamul_cla16_fa12_15_or0 = 0;
|
|
uint8_t u_csamul_cla16_and13_15 = 0;
|
|
uint8_t u_csamul_cla16_fa13_15_xor0 = 0;
|
|
uint8_t u_csamul_cla16_fa13_15_and0 = 0;
|
|
uint8_t u_csamul_cla16_fa13_15_xor1 = 0;
|
|
uint8_t u_csamul_cla16_fa13_15_and1 = 0;
|
|
uint8_t u_csamul_cla16_fa13_15_or0 = 0;
|
|
uint8_t u_csamul_cla16_and14_15 = 0;
|
|
uint8_t u_csamul_cla16_fa14_15_xor0 = 0;
|
|
uint8_t u_csamul_cla16_fa14_15_and0 = 0;
|
|
uint8_t u_csamul_cla16_fa14_15_xor1 = 0;
|
|
uint8_t u_csamul_cla16_fa14_15_and1 = 0;
|
|
uint8_t u_csamul_cla16_fa14_15_or0 = 0;
|
|
uint8_t u_csamul_cla16_and15_15 = 0;
|
|
uint8_t u_csamul_cla16_u_cla16_pg_logic0_or0 = 0;
|
|
uint8_t u_csamul_cla16_u_cla16_pg_logic0_and0 = 0;
|
|
uint8_t u_csamul_cla16_u_cla16_pg_logic0_xor0 = 0;
|
|
uint8_t u_csamul_cla16_u_cla16_pg_logic1_or0 = 0;
|
|
uint8_t u_csamul_cla16_u_cla16_pg_logic1_and0 = 0;
|
|
uint8_t u_csamul_cla16_u_cla16_pg_logic1_xor0 = 0;
|
|
uint8_t u_csamul_cla16_u_cla16_xor1 = 0;
|
|
uint8_t u_csamul_cla16_u_cla16_and0 = 0;
|
|
uint8_t u_csamul_cla16_u_cla16_or0 = 0;
|
|
uint8_t u_csamul_cla16_u_cla16_pg_logic2_or0 = 0;
|
|
uint8_t u_csamul_cla16_u_cla16_pg_logic2_and0 = 0;
|
|
uint8_t u_csamul_cla16_u_cla16_pg_logic2_xor0 = 0;
|
|
uint8_t u_csamul_cla16_u_cla16_xor2 = 0;
|
|
uint8_t u_csamul_cla16_u_cla16_and1 = 0;
|
|
uint8_t u_csamul_cla16_u_cla16_and2 = 0;
|
|
uint8_t u_csamul_cla16_u_cla16_and3 = 0;
|
|
uint8_t u_csamul_cla16_u_cla16_and4 = 0;
|
|
uint8_t u_csamul_cla16_u_cla16_or1 = 0;
|
|
uint8_t u_csamul_cla16_u_cla16_or2 = 0;
|
|
uint8_t u_csamul_cla16_u_cla16_pg_logic3_or0 = 0;
|
|
uint8_t u_csamul_cla16_u_cla16_pg_logic3_and0 = 0;
|
|
uint8_t u_csamul_cla16_u_cla16_pg_logic3_xor0 = 0;
|
|
uint8_t u_csamul_cla16_u_cla16_xor3 = 0;
|
|
uint8_t u_csamul_cla16_u_cla16_and5 = 0;
|
|
uint8_t u_csamul_cla16_u_cla16_and6 = 0;
|
|
uint8_t u_csamul_cla16_u_cla16_and7 = 0;
|
|
uint8_t u_csamul_cla16_u_cla16_and8 = 0;
|
|
uint8_t u_csamul_cla16_u_cla16_and9 = 0;
|
|
uint8_t u_csamul_cla16_u_cla16_and10 = 0;
|
|
uint8_t u_csamul_cla16_u_cla16_and11 = 0;
|
|
uint8_t u_csamul_cla16_u_cla16_or3 = 0;
|
|
uint8_t u_csamul_cla16_u_cla16_or4 = 0;
|
|
uint8_t u_csamul_cla16_u_cla16_or5 = 0;
|
|
uint8_t u_csamul_cla16_u_cla16_pg_logic4_or0 = 0;
|
|
uint8_t u_csamul_cla16_u_cla16_pg_logic4_and0 = 0;
|
|
uint8_t u_csamul_cla16_u_cla16_pg_logic4_xor0 = 0;
|
|
uint8_t u_csamul_cla16_u_cla16_xor4 = 0;
|
|
uint8_t u_csamul_cla16_u_cla16_and12 = 0;
|
|
uint8_t u_csamul_cla16_u_cla16_or6 = 0;
|
|
uint8_t u_csamul_cla16_u_cla16_pg_logic5_or0 = 0;
|
|
uint8_t u_csamul_cla16_u_cla16_pg_logic5_and0 = 0;
|
|
uint8_t u_csamul_cla16_u_cla16_pg_logic5_xor0 = 0;
|
|
uint8_t u_csamul_cla16_u_cla16_xor5 = 0;
|
|
uint8_t u_csamul_cla16_u_cla16_and13 = 0;
|
|
uint8_t u_csamul_cla16_u_cla16_and14 = 0;
|
|
uint8_t u_csamul_cla16_u_cla16_and15 = 0;
|
|
uint8_t u_csamul_cla16_u_cla16_or7 = 0;
|
|
uint8_t u_csamul_cla16_u_cla16_or8 = 0;
|
|
uint8_t u_csamul_cla16_u_cla16_pg_logic6_or0 = 0;
|
|
uint8_t u_csamul_cla16_u_cla16_pg_logic6_and0 = 0;
|
|
uint8_t u_csamul_cla16_u_cla16_pg_logic6_xor0 = 0;
|
|
uint8_t u_csamul_cla16_u_cla16_xor6 = 0;
|
|
uint8_t u_csamul_cla16_u_cla16_and16 = 0;
|
|
uint8_t u_csamul_cla16_u_cla16_and17 = 0;
|
|
uint8_t u_csamul_cla16_u_cla16_and18 = 0;
|
|
uint8_t u_csamul_cla16_u_cla16_and19 = 0;
|
|
uint8_t u_csamul_cla16_u_cla16_and20 = 0;
|
|
uint8_t u_csamul_cla16_u_cla16_and21 = 0;
|
|
uint8_t u_csamul_cla16_u_cla16_or9 = 0;
|
|
uint8_t u_csamul_cla16_u_cla16_or10 = 0;
|
|
uint8_t u_csamul_cla16_u_cla16_or11 = 0;
|
|
uint8_t u_csamul_cla16_u_cla16_pg_logic7_or0 = 0;
|
|
uint8_t u_csamul_cla16_u_cla16_pg_logic7_and0 = 0;
|
|
uint8_t u_csamul_cla16_u_cla16_pg_logic7_xor0 = 0;
|
|
uint8_t u_csamul_cla16_u_cla16_xor7 = 0;
|
|
uint8_t u_csamul_cla16_u_cla16_and22 = 0;
|
|
uint8_t u_csamul_cla16_u_cla16_and23 = 0;
|
|
uint8_t u_csamul_cla16_u_cla16_and24 = 0;
|
|
uint8_t u_csamul_cla16_u_cla16_and25 = 0;
|
|
uint8_t u_csamul_cla16_u_cla16_and26 = 0;
|
|
uint8_t u_csamul_cla16_u_cla16_and27 = 0;
|
|
uint8_t u_csamul_cla16_u_cla16_and28 = 0;
|
|
uint8_t u_csamul_cla16_u_cla16_and29 = 0;
|
|
uint8_t u_csamul_cla16_u_cla16_and30 = 0;
|
|
uint8_t u_csamul_cla16_u_cla16_and31 = 0;
|
|
uint8_t u_csamul_cla16_u_cla16_or12 = 0;
|
|
uint8_t u_csamul_cla16_u_cla16_or13 = 0;
|
|
uint8_t u_csamul_cla16_u_cla16_or14 = 0;
|
|
uint8_t u_csamul_cla16_u_cla16_or15 = 0;
|
|
uint8_t u_csamul_cla16_u_cla16_pg_logic8_or0 = 0;
|
|
uint8_t u_csamul_cla16_u_cla16_pg_logic8_and0 = 0;
|
|
uint8_t u_csamul_cla16_u_cla16_pg_logic8_xor0 = 0;
|
|
uint8_t u_csamul_cla16_u_cla16_xor8 = 0;
|
|
uint8_t u_csamul_cla16_u_cla16_and32 = 0;
|
|
uint8_t u_csamul_cla16_u_cla16_or16 = 0;
|
|
uint8_t u_csamul_cla16_u_cla16_pg_logic9_or0 = 0;
|
|
uint8_t u_csamul_cla16_u_cla16_pg_logic9_and0 = 0;
|
|
uint8_t u_csamul_cla16_u_cla16_pg_logic9_xor0 = 0;
|
|
uint8_t u_csamul_cla16_u_cla16_xor9 = 0;
|
|
uint8_t u_csamul_cla16_u_cla16_and33 = 0;
|
|
uint8_t u_csamul_cla16_u_cla16_and34 = 0;
|
|
uint8_t u_csamul_cla16_u_cla16_and35 = 0;
|
|
uint8_t u_csamul_cla16_u_cla16_or17 = 0;
|
|
uint8_t u_csamul_cla16_u_cla16_or18 = 0;
|
|
uint8_t u_csamul_cla16_u_cla16_pg_logic10_or0 = 0;
|
|
uint8_t u_csamul_cla16_u_cla16_pg_logic10_and0 = 0;
|
|
uint8_t u_csamul_cla16_u_cla16_pg_logic10_xor0 = 0;
|
|
uint8_t u_csamul_cla16_u_cla16_xor10 = 0;
|
|
uint8_t u_csamul_cla16_u_cla16_and36 = 0;
|
|
uint8_t u_csamul_cla16_u_cla16_and37 = 0;
|
|
uint8_t u_csamul_cla16_u_cla16_and38 = 0;
|
|
uint8_t u_csamul_cla16_u_cla16_and39 = 0;
|
|
uint8_t u_csamul_cla16_u_cla16_and40 = 0;
|
|
uint8_t u_csamul_cla16_u_cla16_and41 = 0;
|
|
uint8_t u_csamul_cla16_u_cla16_or19 = 0;
|
|
uint8_t u_csamul_cla16_u_cla16_or20 = 0;
|
|
uint8_t u_csamul_cla16_u_cla16_or21 = 0;
|
|
uint8_t u_csamul_cla16_u_cla16_pg_logic11_or0 = 0;
|
|
uint8_t u_csamul_cla16_u_cla16_pg_logic11_and0 = 0;
|
|
uint8_t u_csamul_cla16_u_cla16_pg_logic11_xor0 = 0;
|
|
uint8_t u_csamul_cla16_u_cla16_xor11 = 0;
|
|
uint8_t u_csamul_cla16_u_cla16_and42 = 0;
|
|
uint8_t u_csamul_cla16_u_cla16_and43 = 0;
|
|
uint8_t u_csamul_cla16_u_cla16_and44 = 0;
|
|
uint8_t u_csamul_cla16_u_cla16_and45 = 0;
|
|
uint8_t u_csamul_cla16_u_cla16_and46 = 0;
|
|
uint8_t u_csamul_cla16_u_cla16_and47 = 0;
|
|
uint8_t u_csamul_cla16_u_cla16_and48 = 0;
|
|
uint8_t u_csamul_cla16_u_cla16_and49 = 0;
|
|
uint8_t u_csamul_cla16_u_cla16_and50 = 0;
|
|
uint8_t u_csamul_cla16_u_cla16_and51 = 0;
|
|
uint8_t u_csamul_cla16_u_cla16_or22 = 0;
|
|
uint8_t u_csamul_cla16_u_cla16_or23 = 0;
|
|
uint8_t u_csamul_cla16_u_cla16_or24 = 0;
|
|
uint8_t u_csamul_cla16_u_cla16_or25 = 0;
|
|
uint8_t u_csamul_cla16_u_cla16_pg_logic12_or0 = 0;
|
|
uint8_t u_csamul_cla16_u_cla16_pg_logic12_and0 = 0;
|
|
uint8_t u_csamul_cla16_u_cla16_pg_logic12_xor0 = 0;
|
|
uint8_t u_csamul_cla16_u_cla16_xor12 = 0;
|
|
uint8_t u_csamul_cla16_u_cla16_and52 = 0;
|
|
uint8_t u_csamul_cla16_u_cla16_or26 = 0;
|
|
uint8_t u_csamul_cla16_u_cla16_pg_logic13_or0 = 0;
|
|
uint8_t u_csamul_cla16_u_cla16_pg_logic13_and0 = 0;
|
|
uint8_t u_csamul_cla16_u_cla16_pg_logic13_xor0 = 0;
|
|
uint8_t u_csamul_cla16_u_cla16_xor13 = 0;
|
|
uint8_t u_csamul_cla16_u_cla16_and53 = 0;
|
|
uint8_t u_csamul_cla16_u_cla16_and54 = 0;
|
|
uint8_t u_csamul_cla16_u_cla16_and55 = 0;
|
|
uint8_t u_csamul_cla16_u_cla16_or27 = 0;
|
|
uint8_t u_csamul_cla16_u_cla16_or28 = 0;
|
|
uint8_t u_csamul_cla16_u_cla16_pg_logic14_or0 = 0;
|
|
uint8_t u_csamul_cla16_u_cla16_pg_logic14_and0 = 0;
|
|
uint8_t u_csamul_cla16_u_cla16_pg_logic14_xor0 = 0;
|
|
uint8_t u_csamul_cla16_u_cla16_xor14 = 0;
|
|
uint8_t u_csamul_cla16_u_cla16_and56 = 0;
|
|
uint8_t u_csamul_cla16_u_cla16_and57 = 0;
|
|
uint8_t u_csamul_cla16_u_cla16_and58 = 0;
|
|
uint8_t u_csamul_cla16_u_cla16_and59 = 0;
|
|
uint8_t u_csamul_cla16_u_cla16_and60 = 0;
|
|
uint8_t u_csamul_cla16_u_cla16_and61 = 0;
|
|
uint8_t u_csamul_cla16_u_cla16_or29 = 0;
|
|
uint8_t u_csamul_cla16_u_cla16_or30 = 0;
|
|
uint8_t u_csamul_cla16_u_cla16_or31 = 0;
|
|
uint8_t u_csamul_cla16_u_cla16_and62 = 0;
|
|
uint8_t u_csamul_cla16_u_cla16_and63 = 0;
|
|
|
|
u_csamul_cla16_and0_0 = ((a >> 0) & 0x01) & ((b >> 0) & 0x01);
|
|
u_csamul_cla16_and1_0 = ((a >> 1) & 0x01) & ((b >> 0) & 0x01);
|
|
u_csamul_cla16_and2_0 = ((a >> 2) & 0x01) & ((b >> 0) & 0x01);
|
|
u_csamul_cla16_and3_0 = ((a >> 3) & 0x01) & ((b >> 0) & 0x01);
|
|
u_csamul_cla16_and4_0 = ((a >> 4) & 0x01) & ((b >> 0) & 0x01);
|
|
u_csamul_cla16_and5_0 = ((a >> 5) & 0x01) & ((b >> 0) & 0x01);
|
|
u_csamul_cla16_and6_0 = ((a >> 6) & 0x01) & ((b >> 0) & 0x01);
|
|
u_csamul_cla16_and7_0 = ((a >> 7) & 0x01) & ((b >> 0) & 0x01);
|
|
u_csamul_cla16_and8_0 = ((a >> 8) & 0x01) & ((b >> 0) & 0x01);
|
|
u_csamul_cla16_and9_0 = ((a >> 9) & 0x01) & ((b >> 0) & 0x01);
|
|
u_csamul_cla16_and10_0 = ((a >> 10) & 0x01) & ((b >> 0) & 0x01);
|
|
u_csamul_cla16_and11_0 = ((a >> 11) & 0x01) & ((b >> 0) & 0x01);
|
|
u_csamul_cla16_and12_0 = ((a >> 12) & 0x01) & ((b >> 0) & 0x01);
|
|
u_csamul_cla16_and13_0 = ((a >> 13) & 0x01) & ((b >> 0) & 0x01);
|
|
u_csamul_cla16_and14_0 = ((a >> 14) & 0x01) & ((b >> 0) & 0x01);
|
|
u_csamul_cla16_and15_0 = ((a >> 15) & 0x01) & ((b >> 0) & 0x01);
|
|
u_csamul_cla16_and0_1 = ((a >> 0) & 0x01) & ((b >> 1) & 0x01);
|
|
u_csamul_cla16_ha0_1_xor0 = ((u_csamul_cla16_and0_1 >> 0) & 0x01) ^ ((u_csamul_cla16_and1_0 >> 0) & 0x01);
|
|
u_csamul_cla16_ha0_1_and0 = ((u_csamul_cla16_and0_1 >> 0) & 0x01) & ((u_csamul_cla16_and1_0 >> 0) & 0x01);
|
|
u_csamul_cla16_and1_1 = ((a >> 1) & 0x01) & ((b >> 1) & 0x01);
|
|
u_csamul_cla16_ha1_1_xor0 = ((u_csamul_cla16_and1_1 >> 0) & 0x01) ^ ((u_csamul_cla16_and2_0 >> 0) & 0x01);
|
|
u_csamul_cla16_ha1_1_and0 = ((u_csamul_cla16_and1_1 >> 0) & 0x01) & ((u_csamul_cla16_and2_0 >> 0) & 0x01);
|
|
u_csamul_cla16_and2_1 = ((a >> 2) & 0x01) & ((b >> 1) & 0x01);
|
|
u_csamul_cla16_ha2_1_xor0 = ((u_csamul_cla16_and2_1 >> 0) & 0x01) ^ ((u_csamul_cla16_and3_0 >> 0) & 0x01);
|
|
u_csamul_cla16_ha2_1_and0 = ((u_csamul_cla16_and2_1 >> 0) & 0x01) & ((u_csamul_cla16_and3_0 >> 0) & 0x01);
|
|
u_csamul_cla16_and3_1 = ((a >> 3) & 0x01) & ((b >> 1) & 0x01);
|
|
u_csamul_cla16_ha3_1_xor0 = ((u_csamul_cla16_and3_1 >> 0) & 0x01) ^ ((u_csamul_cla16_and4_0 >> 0) & 0x01);
|
|
u_csamul_cla16_ha3_1_and0 = ((u_csamul_cla16_and3_1 >> 0) & 0x01) & ((u_csamul_cla16_and4_0 >> 0) & 0x01);
|
|
u_csamul_cla16_and4_1 = ((a >> 4) & 0x01) & ((b >> 1) & 0x01);
|
|
u_csamul_cla16_ha4_1_xor0 = ((u_csamul_cla16_and4_1 >> 0) & 0x01) ^ ((u_csamul_cla16_and5_0 >> 0) & 0x01);
|
|
u_csamul_cla16_ha4_1_and0 = ((u_csamul_cla16_and4_1 >> 0) & 0x01) & ((u_csamul_cla16_and5_0 >> 0) & 0x01);
|
|
u_csamul_cla16_and5_1 = ((a >> 5) & 0x01) & ((b >> 1) & 0x01);
|
|
u_csamul_cla16_ha5_1_xor0 = ((u_csamul_cla16_and5_1 >> 0) & 0x01) ^ ((u_csamul_cla16_and6_0 >> 0) & 0x01);
|
|
u_csamul_cla16_ha5_1_and0 = ((u_csamul_cla16_and5_1 >> 0) & 0x01) & ((u_csamul_cla16_and6_0 >> 0) & 0x01);
|
|
u_csamul_cla16_and6_1 = ((a >> 6) & 0x01) & ((b >> 1) & 0x01);
|
|
u_csamul_cla16_ha6_1_xor0 = ((u_csamul_cla16_and6_1 >> 0) & 0x01) ^ ((u_csamul_cla16_and7_0 >> 0) & 0x01);
|
|
u_csamul_cla16_ha6_1_and0 = ((u_csamul_cla16_and6_1 >> 0) & 0x01) & ((u_csamul_cla16_and7_0 >> 0) & 0x01);
|
|
u_csamul_cla16_and7_1 = ((a >> 7) & 0x01) & ((b >> 1) & 0x01);
|
|
u_csamul_cla16_ha7_1_xor0 = ((u_csamul_cla16_and7_1 >> 0) & 0x01) ^ ((u_csamul_cla16_and8_0 >> 0) & 0x01);
|
|
u_csamul_cla16_ha7_1_and0 = ((u_csamul_cla16_and7_1 >> 0) & 0x01) & ((u_csamul_cla16_and8_0 >> 0) & 0x01);
|
|
u_csamul_cla16_and8_1 = ((a >> 8) & 0x01) & ((b >> 1) & 0x01);
|
|
u_csamul_cla16_ha8_1_xor0 = ((u_csamul_cla16_and8_1 >> 0) & 0x01) ^ ((u_csamul_cla16_and9_0 >> 0) & 0x01);
|
|
u_csamul_cla16_ha8_1_and0 = ((u_csamul_cla16_and8_1 >> 0) & 0x01) & ((u_csamul_cla16_and9_0 >> 0) & 0x01);
|
|
u_csamul_cla16_and9_1 = ((a >> 9) & 0x01) & ((b >> 1) & 0x01);
|
|
u_csamul_cla16_ha9_1_xor0 = ((u_csamul_cla16_and9_1 >> 0) & 0x01) ^ ((u_csamul_cla16_and10_0 >> 0) & 0x01);
|
|
u_csamul_cla16_ha9_1_and0 = ((u_csamul_cla16_and9_1 >> 0) & 0x01) & ((u_csamul_cla16_and10_0 >> 0) & 0x01);
|
|
u_csamul_cla16_and10_1 = ((a >> 10) & 0x01) & ((b >> 1) & 0x01);
|
|
u_csamul_cla16_ha10_1_xor0 = ((u_csamul_cla16_and10_1 >> 0) & 0x01) ^ ((u_csamul_cla16_and11_0 >> 0) & 0x01);
|
|
u_csamul_cla16_ha10_1_and0 = ((u_csamul_cla16_and10_1 >> 0) & 0x01) & ((u_csamul_cla16_and11_0 >> 0) & 0x01);
|
|
u_csamul_cla16_and11_1 = ((a >> 11) & 0x01) & ((b >> 1) & 0x01);
|
|
u_csamul_cla16_ha11_1_xor0 = ((u_csamul_cla16_and11_1 >> 0) & 0x01) ^ ((u_csamul_cla16_and12_0 >> 0) & 0x01);
|
|
u_csamul_cla16_ha11_1_and0 = ((u_csamul_cla16_and11_1 >> 0) & 0x01) & ((u_csamul_cla16_and12_0 >> 0) & 0x01);
|
|
u_csamul_cla16_and12_1 = ((a >> 12) & 0x01) & ((b >> 1) & 0x01);
|
|
u_csamul_cla16_ha12_1_xor0 = ((u_csamul_cla16_and12_1 >> 0) & 0x01) ^ ((u_csamul_cla16_and13_0 >> 0) & 0x01);
|
|
u_csamul_cla16_ha12_1_and0 = ((u_csamul_cla16_and12_1 >> 0) & 0x01) & ((u_csamul_cla16_and13_0 >> 0) & 0x01);
|
|
u_csamul_cla16_and13_1 = ((a >> 13) & 0x01) & ((b >> 1) & 0x01);
|
|
u_csamul_cla16_ha13_1_xor0 = ((u_csamul_cla16_and13_1 >> 0) & 0x01) ^ ((u_csamul_cla16_and14_0 >> 0) & 0x01);
|
|
u_csamul_cla16_ha13_1_and0 = ((u_csamul_cla16_and13_1 >> 0) & 0x01) & ((u_csamul_cla16_and14_0 >> 0) & 0x01);
|
|
u_csamul_cla16_and14_1 = ((a >> 14) & 0x01) & ((b >> 1) & 0x01);
|
|
u_csamul_cla16_ha14_1_xor0 = ((u_csamul_cla16_and14_1 >> 0) & 0x01) ^ ((u_csamul_cla16_and15_0 >> 0) & 0x01);
|
|
u_csamul_cla16_ha14_1_and0 = ((u_csamul_cla16_and14_1 >> 0) & 0x01) & ((u_csamul_cla16_and15_0 >> 0) & 0x01);
|
|
u_csamul_cla16_and15_1 = ((a >> 15) & 0x01) & ((b >> 1) & 0x01);
|
|
u_csamul_cla16_and0_2 = ((a >> 0) & 0x01) & ((b >> 2) & 0x01);
|
|
u_csamul_cla16_fa0_2_xor0 = ((u_csamul_cla16_and0_2 >> 0) & 0x01) ^ ((u_csamul_cla16_ha1_1_xor0 >> 0) & 0x01);
|
|
u_csamul_cla16_fa0_2_and0 = ((u_csamul_cla16_and0_2 >> 0) & 0x01) & ((u_csamul_cla16_ha1_1_xor0 >> 0) & 0x01);
|
|
u_csamul_cla16_fa0_2_xor1 = ((u_csamul_cla16_fa0_2_xor0 >> 0) & 0x01) ^ ((u_csamul_cla16_ha0_1_and0 >> 0) & 0x01);
|
|
u_csamul_cla16_fa0_2_and1 = ((u_csamul_cla16_fa0_2_xor0 >> 0) & 0x01) & ((u_csamul_cla16_ha0_1_and0 >> 0) & 0x01);
|
|
u_csamul_cla16_fa0_2_or0 = ((u_csamul_cla16_fa0_2_and0 >> 0) & 0x01) | ((u_csamul_cla16_fa0_2_and1 >> 0) & 0x01);
|
|
u_csamul_cla16_and1_2 = ((a >> 1) & 0x01) & ((b >> 2) & 0x01);
|
|
u_csamul_cla16_fa1_2_xor0 = ((u_csamul_cla16_and1_2 >> 0) & 0x01) ^ ((u_csamul_cla16_ha2_1_xor0 >> 0) & 0x01);
|
|
u_csamul_cla16_fa1_2_and0 = ((u_csamul_cla16_and1_2 >> 0) & 0x01) & ((u_csamul_cla16_ha2_1_xor0 >> 0) & 0x01);
|
|
u_csamul_cla16_fa1_2_xor1 = ((u_csamul_cla16_fa1_2_xor0 >> 0) & 0x01) ^ ((u_csamul_cla16_ha1_1_and0 >> 0) & 0x01);
|
|
u_csamul_cla16_fa1_2_and1 = ((u_csamul_cla16_fa1_2_xor0 >> 0) & 0x01) & ((u_csamul_cla16_ha1_1_and0 >> 0) & 0x01);
|
|
u_csamul_cla16_fa1_2_or0 = ((u_csamul_cla16_fa1_2_and0 >> 0) & 0x01) | ((u_csamul_cla16_fa1_2_and1 >> 0) & 0x01);
|
|
u_csamul_cla16_and2_2 = ((a >> 2) & 0x01) & ((b >> 2) & 0x01);
|
|
u_csamul_cla16_fa2_2_xor0 = ((u_csamul_cla16_and2_2 >> 0) & 0x01) ^ ((u_csamul_cla16_ha3_1_xor0 >> 0) & 0x01);
|
|
u_csamul_cla16_fa2_2_and0 = ((u_csamul_cla16_and2_2 >> 0) & 0x01) & ((u_csamul_cla16_ha3_1_xor0 >> 0) & 0x01);
|
|
u_csamul_cla16_fa2_2_xor1 = ((u_csamul_cla16_fa2_2_xor0 >> 0) & 0x01) ^ ((u_csamul_cla16_ha2_1_and0 >> 0) & 0x01);
|
|
u_csamul_cla16_fa2_2_and1 = ((u_csamul_cla16_fa2_2_xor0 >> 0) & 0x01) & ((u_csamul_cla16_ha2_1_and0 >> 0) & 0x01);
|
|
u_csamul_cla16_fa2_2_or0 = ((u_csamul_cla16_fa2_2_and0 >> 0) & 0x01) | ((u_csamul_cla16_fa2_2_and1 >> 0) & 0x01);
|
|
u_csamul_cla16_and3_2 = ((a >> 3) & 0x01) & ((b >> 2) & 0x01);
|
|
u_csamul_cla16_fa3_2_xor0 = ((u_csamul_cla16_and3_2 >> 0) & 0x01) ^ ((u_csamul_cla16_ha4_1_xor0 >> 0) & 0x01);
|
|
u_csamul_cla16_fa3_2_and0 = ((u_csamul_cla16_and3_2 >> 0) & 0x01) & ((u_csamul_cla16_ha4_1_xor0 >> 0) & 0x01);
|
|
u_csamul_cla16_fa3_2_xor1 = ((u_csamul_cla16_fa3_2_xor0 >> 0) & 0x01) ^ ((u_csamul_cla16_ha3_1_and0 >> 0) & 0x01);
|
|
u_csamul_cla16_fa3_2_and1 = ((u_csamul_cla16_fa3_2_xor0 >> 0) & 0x01) & ((u_csamul_cla16_ha3_1_and0 >> 0) & 0x01);
|
|
u_csamul_cla16_fa3_2_or0 = ((u_csamul_cla16_fa3_2_and0 >> 0) & 0x01) | ((u_csamul_cla16_fa3_2_and1 >> 0) & 0x01);
|
|
u_csamul_cla16_and4_2 = ((a >> 4) & 0x01) & ((b >> 2) & 0x01);
|
|
u_csamul_cla16_fa4_2_xor0 = ((u_csamul_cla16_and4_2 >> 0) & 0x01) ^ ((u_csamul_cla16_ha5_1_xor0 >> 0) & 0x01);
|
|
u_csamul_cla16_fa4_2_and0 = ((u_csamul_cla16_and4_2 >> 0) & 0x01) & ((u_csamul_cla16_ha5_1_xor0 >> 0) & 0x01);
|
|
u_csamul_cla16_fa4_2_xor1 = ((u_csamul_cla16_fa4_2_xor0 >> 0) & 0x01) ^ ((u_csamul_cla16_ha4_1_and0 >> 0) & 0x01);
|
|
u_csamul_cla16_fa4_2_and1 = ((u_csamul_cla16_fa4_2_xor0 >> 0) & 0x01) & ((u_csamul_cla16_ha4_1_and0 >> 0) & 0x01);
|
|
u_csamul_cla16_fa4_2_or0 = ((u_csamul_cla16_fa4_2_and0 >> 0) & 0x01) | ((u_csamul_cla16_fa4_2_and1 >> 0) & 0x01);
|
|
u_csamul_cla16_and5_2 = ((a >> 5) & 0x01) & ((b >> 2) & 0x01);
|
|
u_csamul_cla16_fa5_2_xor0 = ((u_csamul_cla16_and5_2 >> 0) & 0x01) ^ ((u_csamul_cla16_ha6_1_xor0 >> 0) & 0x01);
|
|
u_csamul_cla16_fa5_2_and0 = ((u_csamul_cla16_and5_2 >> 0) & 0x01) & ((u_csamul_cla16_ha6_1_xor0 >> 0) & 0x01);
|
|
u_csamul_cla16_fa5_2_xor1 = ((u_csamul_cla16_fa5_2_xor0 >> 0) & 0x01) ^ ((u_csamul_cla16_ha5_1_and0 >> 0) & 0x01);
|
|
u_csamul_cla16_fa5_2_and1 = ((u_csamul_cla16_fa5_2_xor0 >> 0) & 0x01) & ((u_csamul_cla16_ha5_1_and0 >> 0) & 0x01);
|
|
u_csamul_cla16_fa5_2_or0 = ((u_csamul_cla16_fa5_2_and0 >> 0) & 0x01) | ((u_csamul_cla16_fa5_2_and1 >> 0) & 0x01);
|
|
u_csamul_cla16_and6_2 = ((a >> 6) & 0x01) & ((b >> 2) & 0x01);
|
|
u_csamul_cla16_fa6_2_xor0 = ((u_csamul_cla16_and6_2 >> 0) & 0x01) ^ ((u_csamul_cla16_ha7_1_xor0 >> 0) & 0x01);
|
|
u_csamul_cla16_fa6_2_and0 = ((u_csamul_cla16_and6_2 >> 0) & 0x01) & ((u_csamul_cla16_ha7_1_xor0 >> 0) & 0x01);
|
|
u_csamul_cla16_fa6_2_xor1 = ((u_csamul_cla16_fa6_2_xor0 >> 0) & 0x01) ^ ((u_csamul_cla16_ha6_1_and0 >> 0) & 0x01);
|
|
u_csamul_cla16_fa6_2_and1 = ((u_csamul_cla16_fa6_2_xor0 >> 0) & 0x01) & ((u_csamul_cla16_ha6_1_and0 >> 0) & 0x01);
|
|
u_csamul_cla16_fa6_2_or0 = ((u_csamul_cla16_fa6_2_and0 >> 0) & 0x01) | ((u_csamul_cla16_fa6_2_and1 >> 0) & 0x01);
|
|
u_csamul_cla16_and7_2 = ((a >> 7) & 0x01) & ((b >> 2) & 0x01);
|
|
u_csamul_cla16_fa7_2_xor0 = ((u_csamul_cla16_and7_2 >> 0) & 0x01) ^ ((u_csamul_cla16_ha8_1_xor0 >> 0) & 0x01);
|
|
u_csamul_cla16_fa7_2_and0 = ((u_csamul_cla16_and7_2 >> 0) & 0x01) & ((u_csamul_cla16_ha8_1_xor0 >> 0) & 0x01);
|
|
u_csamul_cla16_fa7_2_xor1 = ((u_csamul_cla16_fa7_2_xor0 >> 0) & 0x01) ^ ((u_csamul_cla16_ha7_1_and0 >> 0) & 0x01);
|
|
u_csamul_cla16_fa7_2_and1 = ((u_csamul_cla16_fa7_2_xor0 >> 0) & 0x01) & ((u_csamul_cla16_ha7_1_and0 >> 0) & 0x01);
|
|
u_csamul_cla16_fa7_2_or0 = ((u_csamul_cla16_fa7_2_and0 >> 0) & 0x01) | ((u_csamul_cla16_fa7_2_and1 >> 0) & 0x01);
|
|
u_csamul_cla16_and8_2 = ((a >> 8) & 0x01) & ((b >> 2) & 0x01);
|
|
u_csamul_cla16_fa8_2_xor0 = ((u_csamul_cla16_and8_2 >> 0) & 0x01) ^ ((u_csamul_cla16_ha9_1_xor0 >> 0) & 0x01);
|
|
u_csamul_cla16_fa8_2_and0 = ((u_csamul_cla16_and8_2 >> 0) & 0x01) & ((u_csamul_cla16_ha9_1_xor0 >> 0) & 0x01);
|
|
u_csamul_cla16_fa8_2_xor1 = ((u_csamul_cla16_fa8_2_xor0 >> 0) & 0x01) ^ ((u_csamul_cla16_ha8_1_and0 >> 0) & 0x01);
|
|
u_csamul_cla16_fa8_2_and1 = ((u_csamul_cla16_fa8_2_xor0 >> 0) & 0x01) & ((u_csamul_cla16_ha8_1_and0 >> 0) & 0x01);
|
|
u_csamul_cla16_fa8_2_or0 = ((u_csamul_cla16_fa8_2_and0 >> 0) & 0x01) | ((u_csamul_cla16_fa8_2_and1 >> 0) & 0x01);
|
|
u_csamul_cla16_and9_2 = ((a >> 9) & 0x01) & ((b >> 2) & 0x01);
|
|
u_csamul_cla16_fa9_2_xor0 = ((u_csamul_cla16_and9_2 >> 0) & 0x01) ^ ((u_csamul_cla16_ha10_1_xor0 >> 0) & 0x01);
|
|
u_csamul_cla16_fa9_2_and0 = ((u_csamul_cla16_and9_2 >> 0) & 0x01) & ((u_csamul_cla16_ha10_1_xor0 >> 0) & 0x01);
|
|
u_csamul_cla16_fa9_2_xor1 = ((u_csamul_cla16_fa9_2_xor0 >> 0) & 0x01) ^ ((u_csamul_cla16_ha9_1_and0 >> 0) & 0x01);
|
|
u_csamul_cla16_fa9_2_and1 = ((u_csamul_cla16_fa9_2_xor0 >> 0) & 0x01) & ((u_csamul_cla16_ha9_1_and0 >> 0) & 0x01);
|
|
u_csamul_cla16_fa9_2_or0 = ((u_csamul_cla16_fa9_2_and0 >> 0) & 0x01) | ((u_csamul_cla16_fa9_2_and1 >> 0) & 0x01);
|
|
u_csamul_cla16_and10_2 = ((a >> 10) & 0x01) & ((b >> 2) & 0x01);
|
|
u_csamul_cla16_fa10_2_xor0 = ((u_csamul_cla16_and10_2 >> 0) & 0x01) ^ ((u_csamul_cla16_ha11_1_xor0 >> 0) & 0x01);
|
|
u_csamul_cla16_fa10_2_and0 = ((u_csamul_cla16_and10_2 >> 0) & 0x01) & ((u_csamul_cla16_ha11_1_xor0 >> 0) & 0x01);
|
|
u_csamul_cla16_fa10_2_xor1 = ((u_csamul_cla16_fa10_2_xor0 >> 0) & 0x01) ^ ((u_csamul_cla16_ha10_1_and0 >> 0) & 0x01);
|
|
u_csamul_cla16_fa10_2_and1 = ((u_csamul_cla16_fa10_2_xor0 >> 0) & 0x01) & ((u_csamul_cla16_ha10_1_and0 >> 0) & 0x01);
|
|
u_csamul_cla16_fa10_2_or0 = ((u_csamul_cla16_fa10_2_and0 >> 0) & 0x01) | ((u_csamul_cla16_fa10_2_and1 >> 0) & 0x01);
|
|
u_csamul_cla16_and11_2 = ((a >> 11) & 0x01) & ((b >> 2) & 0x01);
|
|
u_csamul_cla16_fa11_2_xor0 = ((u_csamul_cla16_and11_2 >> 0) & 0x01) ^ ((u_csamul_cla16_ha12_1_xor0 >> 0) & 0x01);
|
|
u_csamul_cla16_fa11_2_and0 = ((u_csamul_cla16_and11_2 >> 0) & 0x01) & ((u_csamul_cla16_ha12_1_xor0 >> 0) & 0x01);
|
|
u_csamul_cla16_fa11_2_xor1 = ((u_csamul_cla16_fa11_2_xor0 >> 0) & 0x01) ^ ((u_csamul_cla16_ha11_1_and0 >> 0) & 0x01);
|
|
u_csamul_cla16_fa11_2_and1 = ((u_csamul_cla16_fa11_2_xor0 >> 0) & 0x01) & ((u_csamul_cla16_ha11_1_and0 >> 0) & 0x01);
|
|
u_csamul_cla16_fa11_2_or0 = ((u_csamul_cla16_fa11_2_and0 >> 0) & 0x01) | ((u_csamul_cla16_fa11_2_and1 >> 0) & 0x01);
|
|
u_csamul_cla16_and12_2 = ((a >> 12) & 0x01) & ((b >> 2) & 0x01);
|
|
u_csamul_cla16_fa12_2_xor0 = ((u_csamul_cla16_and12_2 >> 0) & 0x01) ^ ((u_csamul_cla16_ha13_1_xor0 >> 0) & 0x01);
|
|
u_csamul_cla16_fa12_2_and0 = ((u_csamul_cla16_and12_2 >> 0) & 0x01) & ((u_csamul_cla16_ha13_1_xor0 >> 0) & 0x01);
|
|
u_csamul_cla16_fa12_2_xor1 = ((u_csamul_cla16_fa12_2_xor0 >> 0) & 0x01) ^ ((u_csamul_cla16_ha12_1_and0 >> 0) & 0x01);
|
|
u_csamul_cla16_fa12_2_and1 = ((u_csamul_cla16_fa12_2_xor0 >> 0) & 0x01) & ((u_csamul_cla16_ha12_1_and0 >> 0) & 0x01);
|
|
u_csamul_cla16_fa12_2_or0 = ((u_csamul_cla16_fa12_2_and0 >> 0) & 0x01) | ((u_csamul_cla16_fa12_2_and1 >> 0) & 0x01);
|
|
u_csamul_cla16_and13_2 = ((a >> 13) & 0x01) & ((b >> 2) & 0x01);
|
|
u_csamul_cla16_fa13_2_xor0 = ((u_csamul_cla16_and13_2 >> 0) & 0x01) ^ ((u_csamul_cla16_ha14_1_xor0 >> 0) & 0x01);
|
|
u_csamul_cla16_fa13_2_and0 = ((u_csamul_cla16_and13_2 >> 0) & 0x01) & ((u_csamul_cla16_ha14_1_xor0 >> 0) & 0x01);
|
|
u_csamul_cla16_fa13_2_xor1 = ((u_csamul_cla16_fa13_2_xor0 >> 0) & 0x01) ^ ((u_csamul_cla16_ha13_1_and0 >> 0) & 0x01);
|
|
u_csamul_cla16_fa13_2_and1 = ((u_csamul_cla16_fa13_2_xor0 >> 0) & 0x01) & ((u_csamul_cla16_ha13_1_and0 >> 0) & 0x01);
|
|
u_csamul_cla16_fa13_2_or0 = ((u_csamul_cla16_fa13_2_and0 >> 0) & 0x01) | ((u_csamul_cla16_fa13_2_and1 >> 0) & 0x01);
|
|
u_csamul_cla16_and14_2 = ((a >> 14) & 0x01) & ((b >> 2) & 0x01);
|
|
u_csamul_cla16_fa14_2_xor0 = ((u_csamul_cla16_and14_2 >> 0) & 0x01) ^ ((u_csamul_cla16_and15_1 >> 0) & 0x01);
|
|
u_csamul_cla16_fa14_2_and0 = ((u_csamul_cla16_and14_2 >> 0) & 0x01) & ((u_csamul_cla16_and15_1 >> 0) & 0x01);
|
|
u_csamul_cla16_fa14_2_xor1 = ((u_csamul_cla16_fa14_2_xor0 >> 0) & 0x01) ^ ((u_csamul_cla16_ha14_1_and0 >> 0) & 0x01);
|
|
u_csamul_cla16_fa14_2_and1 = ((u_csamul_cla16_fa14_2_xor0 >> 0) & 0x01) & ((u_csamul_cla16_ha14_1_and0 >> 0) & 0x01);
|
|
u_csamul_cla16_fa14_2_or0 = ((u_csamul_cla16_fa14_2_and0 >> 0) & 0x01) | ((u_csamul_cla16_fa14_2_and1 >> 0) & 0x01);
|
|
u_csamul_cla16_and15_2 = ((a >> 15) & 0x01) & ((b >> 2) & 0x01);
|
|
u_csamul_cla16_and0_3 = ((a >> 0) & 0x01) & ((b >> 3) & 0x01);
|
|
u_csamul_cla16_fa0_3_xor0 = ((u_csamul_cla16_and0_3 >> 0) & 0x01) ^ ((u_csamul_cla16_fa1_2_xor1 >> 0) & 0x01);
|
|
u_csamul_cla16_fa0_3_and0 = ((u_csamul_cla16_and0_3 >> 0) & 0x01) & ((u_csamul_cla16_fa1_2_xor1 >> 0) & 0x01);
|
|
u_csamul_cla16_fa0_3_xor1 = ((u_csamul_cla16_fa0_3_xor0 >> 0) & 0x01) ^ ((u_csamul_cla16_fa0_2_or0 >> 0) & 0x01);
|
|
u_csamul_cla16_fa0_3_and1 = ((u_csamul_cla16_fa0_3_xor0 >> 0) & 0x01) & ((u_csamul_cla16_fa0_2_or0 >> 0) & 0x01);
|
|
u_csamul_cla16_fa0_3_or0 = ((u_csamul_cla16_fa0_3_and0 >> 0) & 0x01) | ((u_csamul_cla16_fa0_3_and1 >> 0) & 0x01);
|
|
u_csamul_cla16_and1_3 = ((a >> 1) & 0x01) & ((b >> 3) & 0x01);
|
|
u_csamul_cla16_fa1_3_xor0 = ((u_csamul_cla16_and1_3 >> 0) & 0x01) ^ ((u_csamul_cla16_fa2_2_xor1 >> 0) & 0x01);
|
|
u_csamul_cla16_fa1_3_and0 = ((u_csamul_cla16_and1_3 >> 0) & 0x01) & ((u_csamul_cla16_fa2_2_xor1 >> 0) & 0x01);
|
|
u_csamul_cla16_fa1_3_xor1 = ((u_csamul_cla16_fa1_3_xor0 >> 0) & 0x01) ^ ((u_csamul_cla16_fa1_2_or0 >> 0) & 0x01);
|
|
u_csamul_cla16_fa1_3_and1 = ((u_csamul_cla16_fa1_3_xor0 >> 0) & 0x01) & ((u_csamul_cla16_fa1_2_or0 >> 0) & 0x01);
|
|
u_csamul_cla16_fa1_3_or0 = ((u_csamul_cla16_fa1_3_and0 >> 0) & 0x01) | ((u_csamul_cla16_fa1_3_and1 >> 0) & 0x01);
|
|
u_csamul_cla16_and2_3 = ((a >> 2) & 0x01) & ((b >> 3) & 0x01);
|
|
u_csamul_cla16_fa2_3_xor0 = ((u_csamul_cla16_and2_3 >> 0) & 0x01) ^ ((u_csamul_cla16_fa3_2_xor1 >> 0) & 0x01);
|
|
u_csamul_cla16_fa2_3_and0 = ((u_csamul_cla16_and2_3 >> 0) & 0x01) & ((u_csamul_cla16_fa3_2_xor1 >> 0) & 0x01);
|
|
u_csamul_cla16_fa2_3_xor1 = ((u_csamul_cla16_fa2_3_xor0 >> 0) & 0x01) ^ ((u_csamul_cla16_fa2_2_or0 >> 0) & 0x01);
|
|
u_csamul_cla16_fa2_3_and1 = ((u_csamul_cla16_fa2_3_xor0 >> 0) & 0x01) & ((u_csamul_cla16_fa2_2_or0 >> 0) & 0x01);
|
|
u_csamul_cla16_fa2_3_or0 = ((u_csamul_cla16_fa2_3_and0 >> 0) & 0x01) | ((u_csamul_cla16_fa2_3_and1 >> 0) & 0x01);
|
|
u_csamul_cla16_and3_3 = ((a >> 3) & 0x01) & ((b >> 3) & 0x01);
|
|
u_csamul_cla16_fa3_3_xor0 = ((u_csamul_cla16_and3_3 >> 0) & 0x01) ^ ((u_csamul_cla16_fa4_2_xor1 >> 0) & 0x01);
|
|
u_csamul_cla16_fa3_3_and0 = ((u_csamul_cla16_and3_3 >> 0) & 0x01) & ((u_csamul_cla16_fa4_2_xor1 >> 0) & 0x01);
|
|
u_csamul_cla16_fa3_3_xor1 = ((u_csamul_cla16_fa3_3_xor0 >> 0) & 0x01) ^ ((u_csamul_cla16_fa3_2_or0 >> 0) & 0x01);
|
|
u_csamul_cla16_fa3_3_and1 = ((u_csamul_cla16_fa3_3_xor0 >> 0) & 0x01) & ((u_csamul_cla16_fa3_2_or0 >> 0) & 0x01);
|
|
u_csamul_cla16_fa3_3_or0 = ((u_csamul_cla16_fa3_3_and0 >> 0) & 0x01) | ((u_csamul_cla16_fa3_3_and1 >> 0) & 0x01);
|
|
u_csamul_cla16_and4_3 = ((a >> 4) & 0x01) & ((b >> 3) & 0x01);
|
|
u_csamul_cla16_fa4_3_xor0 = ((u_csamul_cla16_and4_3 >> 0) & 0x01) ^ ((u_csamul_cla16_fa5_2_xor1 >> 0) & 0x01);
|
|
u_csamul_cla16_fa4_3_and0 = ((u_csamul_cla16_and4_3 >> 0) & 0x01) & ((u_csamul_cla16_fa5_2_xor1 >> 0) & 0x01);
|
|
u_csamul_cla16_fa4_3_xor1 = ((u_csamul_cla16_fa4_3_xor0 >> 0) & 0x01) ^ ((u_csamul_cla16_fa4_2_or0 >> 0) & 0x01);
|
|
u_csamul_cla16_fa4_3_and1 = ((u_csamul_cla16_fa4_3_xor0 >> 0) & 0x01) & ((u_csamul_cla16_fa4_2_or0 >> 0) & 0x01);
|
|
u_csamul_cla16_fa4_3_or0 = ((u_csamul_cla16_fa4_3_and0 >> 0) & 0x01) | ((u_csamul_cla16_fa4_3_and1 >> 0) & 0x01);
|
|
u_csamul_cla16_and5_3 = ((a >> 5) & 0x01) & ((b >> 3) & 0x01);
|
|
u_csamul_cla16_fa5_3_xor0 = ((u_csamul_cla16_and5_3 >> 0) & 0x01) ^ ((u_csamul_cla16_fa6_2_xor1 >> 0) & 0x01);
|
|
u_csamul_cla16_fa5_3_and0 = ((u_csamul_cla16_and5_3 >> 0) & 0x01) & ((u_csamul_cla16_fa6_2_xor1 >> 0) & 0x01);
|
|
u_csamul_cla16_fa5_3_xor1 = ((u_csamul_cla16_fa5_3_xor0 >> 0) & 0x01) ^ ((u_csamul_cla16_fa5_2_or0 >> 0) & 0x01);
|
|
u_csamul_cla16_fa5_3_and1 = ((u_csamul_cla16_fa5_3_xor0 >> 0) & 0x01) & ((u_csamul_cla16_fa5_2_or0 >> 0) & 0x01);
|
|
u_csamul_cla16_fa5_3_or0 = ((u_csamul_cla16_fa5_3_and0 >> 0) & 0x01) | ((u_csamul_cla16_fa5_3_and1 >> 0) & 0x01);
|
|
u_csamul_cla16_and6_3 = ((a >> 6) & 0x01) & ((b >> 3) & 0x01);
|
|
u_csamul_cla16_fa6_3_xor0 = ((u_csamul_cla16_and6_3 >> 0) & 0x01) ^ ((u_csamul_cla16_fa7_2_xor1 >> 0) & 0x01);
|
|
u_csamul_cla16_fa6_3_and0 = ((u_csamul_cla16_and6_3 >> 0) & 0x01) & ((u_csamul_cla16_fa7_2_xor1 >> 0) & 0x01);
|
|
u_csamul_cla16_fa6_3_xor1 = ((u_csamul_cla16_fa6_3_xor0 >> 0) & 0x01) ^ ((u_csamul_cla16_fa6_2_or0 >> 0) & 0x01);
|
|
u_csamul_cla16_fa6_3_and1 = ((u_csamul_cla16_fa6_3_xor0 >> 0) & 0x01) & ((u_csamul_cla16_fa6_2_or0 >> 0) & 0x01);
|
|
u_csamul_cla16_fa6_3_or0 = ((u_csamul_cla16_fa6_3_and0 >> 0) & 0x01) | ((u_csamul_cla16_fa6_3_and1 >> 0) & 0x01);
|
|
u_csamul_cla16_and7_3 = ((a >> 7) & 0x01) & ((b >> 3) & 0x01);
|
|
u_csamul_cla16_fa7_3_xor0 = ((u_csamul_cla16_and7_3 >> 0) & 0x01) ^ ((u_csamul_cla16_fa8_2_xor1 >> 0) & 0x01);
|
|
u_csamul_cla16_fa7_3_and0 = ((u_csamul_cla16_and7_3 >> 0) & 0x01) & ((u_csamul_cla16_fa8_2_xor1 >> 0) & 0x01);
|
|
u_csamul_cla16_fa7_3_xor1 = ((u_csamul_cla16_fa7_3_xor0 >> 0) & 0x01) ^ ((u_csamul_cla16_fa7_2_or0 >> 0) & 0x01);
|
|
u_csamul_cla16_fa7_3_and1 = ((u_csamul_cla16_fa7_3_xor0 >> 0) & 0x01) & ((u_csamul_cla16_fa7_2_or0 >> 0) & 0x01);
|
|
u_csamul_cla16_fa7_3_or0 = ((u_csamul_cla16_fa7_3_and0 >> 0) & 0x01) | ((u_csamul_cla16_fa7_3_and1 >> 0) & 0x01);
|
|
u_csamul_cla16_and8_3 = ((a >> 8) & 0x01) & ((b >> 3) & 0x01);
|
|
u_csamul_cla16_fa8_3_xor0 = ((u_csamul_cla16_and8_3 >> 0) & 0x01) ^ ((u_csamul_cla16_fa9_2_xor1 >> 0) & 0x01);
|
|
u_csamul_cla16_fa8_3_and0 = ((u_csamul_cla16_and8_3 >> 0) & 0x01) & ((u_csamul_cla16_fa9_2_xor1 >> 0) & 0x01);
|
|
u_csamul_cla16_fa8_3_xor1 = ((u_csamul_cla16_fa8_3_xor0 >> 0) & 0x01) ^ ((u_csamul_cla16_fa8_2_or0 >> 0) & 0x01);
|
|
u_csamul_cla16_fa8_3_and1 = ((u_csamul_cla16_fa8_3_xor0 >> 0) & 0x01) & ((u_csamul_cla16_fa8_2_or0 >> 0) & 0x01);
|
|
u_csamul_cla16_fa8_3_or0 = ((u_csamul_cla16_fa8_3_and0 >> 0) & 0x01) | ((u_csamul_cla16_fa8_3_and1 >> 0) & 0x01);
|
|
u_csamul_cla16_and9_3 = ((a >> 9) & 0x01) & ((b >> 3) & 0x01);
|
|
u_csamul_cla16_fa9_3_xor0 = ((u_csamul_cla16_and9_3 >> 0) & 0x01) ^ ((u_csamul_cla16_fa10_2_xor1 >> 0) & 0x01);
|
|
u_csamul_cla16_fa9_3_and0 = ((u_csamul_cla16_and9_3 >> 0) & 0x01) & ((u_csamul_cla16_fa10_2_xor1 >> 0) & 0x01);
|
|
u_csamul_cla16_fa9_3_xor1 = ((u_csamul_cla16_fa9_3_xor0 >> 0) & 0x01) ^ ((u_csamul_cla16_fa9_2_or0 >> 0) & 0x01);
|
|
u_csamul_cla16_fa9_3_and1 = ((u_csamul_cla16_fa9_3_xor0 >> 0) & 0x01) & ((u_csamul_cla16_fa9_2_or0 >> 0) & 0x01);
|
|
u_csamul_cla16_fa9_3_or0 = ((u_csamul_cla16_fa9_3_and0 >> 0) & 0x01) | ((u_csamul_cla16_fa9_3_and1 >> 0) & 0x01);
|
|
u_csamul_cla16_and10_3 = ((a >> 10) & 0x01) & ((b >> 3) & 0x01);
|
|
u_csamul_cla16_fa10_3_xor0 = ((u_csamul_cla16_and10_3 >> 0) & 0x01) ^ ((u_csamul_cla16_fa11_2_xor1 >> 0) & 0x01);
|
|
u_csamul_cla16_fa10_3_and0 = ((u_csamul_cla16_and10_3 >> 0) & 0x01) & ((u_csamul_cla16_fa11_2_xor1 >> 0) & 0x01);
|
|
u_csamul_cla16_fa10_3_xor1 = ((u_csamul_cla16_fa10_3_xor0 >> 0) & 0x01) ^ ((u_csamul_cla16_fa10_2_or0 >> 0) & 0x01);
|
|
u_csamul_cla16_fa10_3_and1 = ((u_csamul_cla16_fa10_3_xor0 >> 0) & 0x01) & ((u_csamul_cla16_fa10_2_or0 >> 0) & 0x01);
|
|
u_csamul_cla16_fa10_3_or0 = ((u_csamul_cla16_fa10_3_and0 >> 0) & 0x01) | ((u_csamul_cla16_fa10_3_and1 >> 0) & 0x01);
|
|
u_csamul_cla16_and11_3 = ((a >> 11) & 0x01) & ((b >> 3) & 0x01);
|
|
u_csamul_cla16_fa11_3_xor0 = ((u_csamul_cla16_and11_3 >> 0) & 0x01) ^ ((u_csamul_cla16_fa12_2_xor1 >> 0) & 0x01);
|
|
u_csamul_cla16_fa11_3_and0 = ((u_csamul_cla16_and11_3 >> 0) & 0x01) & ((u_csamul_cla16_fa12_2_xor1 >> 0) & 0x01);
|
|
u_csamul_cla16_fa11_3_xor1 = ((u_csamul_cla16_fa11_3_xor0 >> 0) & 0x01) ^ ((u_csamul_cla16_fa11_2_or0 >> 0) & 0x01);
|
|
u_csamul_cla16_fa11_3_and1 = ((u_csamul_cla16_fa11_3_xor0 >> 0) & 0x01) & ((u_csamul_cla16_fa11_2_or0 >> 0) & 0x01);
|
|
u_csamul_cla16_fa11_3_or0 = ((u_csamul_cla16_fa11_3_and0 >> 0) & 0x01) | ((u_csamul_cla16_fa11_3_and1 >> 0) & 0x01);
|
|
u_csamul_cla16_and12_3 = ((a >> 12) & 0x01) & ((b >> 3) & 0x01);
|
|
u_csamul_cla16_fa12_3_xor0 = ((u_csamul_cla16_and12_3 >> 0) & 0x01) ^ ((u_csamul_cla16_fa13_2_xor1 >> 0) & 0x01);
|
|
u_csamul_cla16_fa12_3_and0 = ((u_csamul_cla16_and12_3 >> 0) & 0x01) & ((u_csamul_cla16_fa13_2_xor1 >> 0) & 0x01);
|
|
u_csamul_cla16_fa12_3_xor1 = ((u_csamul_cla16_fa12_3_xor0 >> 0) & 0x01) ^ ((u_csamul_cla16_fa12_2_or0 >> 0) & 0x01);
|
|
u_csamul_cla16_fa12_3_and1 = ((u_csamul_cla16_fa12_3_xor0 >> 0) & 0x01) & ((u_csamul_cla16_fa12_2_or0 >> 0) & 0x01);
|
|
u_csamul_cla16_fa12_3_or0 = ((u_csamul_cla16_fa12_3_and0 >> 0) & 0x01) | ((u_csamul_cla16_fa12_3_and1 >> 0) & 0x01);
|
|
u_csamul_cla16_and13_3 = ((a >> 13) & 0x01) & ((b >> 3) & 0x01);
|
|
u_csamul_cla16_fa13_3_xor0 = ((u_csamul_cla16_and13_3 >> 0) & 0x01) ^ ((u_csamul_cla16_fa14_2_xor1 >> 0) & 0x01);
|
|
u_csamul_cla16_fa13_3_and0 = ((u_csamul_cla16_and13_3 >> 0) & 0x01) & ((u_csamul_cla16_fa14_2_xor1 >> 0) & 0x01);
|
|
u_csamul_cla16_fa13_3_xor1 = ((u_csamul_cla16_fa13_3_xor0 >> 0) & 0x01) ^ ((u_csamul_cla16_fa13_2_or0 >> 0) & 0x01);
|
|
u_csamul_cla16_fa13_3_and1 = ((u_csamul_cla16_fa13_3_xor0 >> 0) & 0x01) & ((u_csamul_cla16_fa13_2_or0 >> 0) & 0x01);
|
|
u_csamul_cla16_fa13_3_or0 = ((u_csamul_cla16_fa13_3_and0 >> 0) & 0x01) | ((u_csamul_cla16_fa13_3_and1 >> 0) & 0x01);
|
|
u_csamul_cla16_and14_3 = ((a >> 14) & 0x01) & ((b >> 3) & 0x01);
|
|
u_csamul_cla16_fa14_3_xor0 = ((u_csamul_cla16_and14_3 >> 0) & 0x01) ^ ((u_csamul_cla16_and15_2 >> 0) & 0x01);
|
|
u_csamul_cla16_fa14_3_and0 = ((u_csamul_cla16_and14_3 >> 0) & 0x01) & ((u_csamul_cla16_and15_2 >> 0) & 0x01);
|
|
u_csamul_cla16_fa14_3_xor1 = ((u_csamul_cla16_fa14_3_xor0 >> 0) & 0x01) ^ ((u_csamul_cla16_fa14_2_or0 >> 0) & 0x01);
|
|
u_csamul_cla16_fa14_3_and1 = ((u_csamul_cla16_fa14_3_xor0 >> 0) & 0x01) & ((u_csamul_cla16_fa14_2_or0 >> 0) & 0x01);
|
|
u_csamul_cla16_fa14_3_or0 = ((u_csamul_cla16_fa14_3_and0 >> 0) & 0x01) | ((u_csamul_cla16_fa14_3_and1 >> 0) & 0x01);
|
|
u_csamul_cla16_and15_3 = ((a >> 15) & 0x01) & ((b >> 3) & 0x01);
|
|
u_csamul_cla16_and0_4 = ((a >> 0) & 0x01) & ((b >> 4) & 0x01);
|
|
u_csamul_cla16_fa0_4_xor0 = ((u_csamul_cla16_and0_4 >> 0) & 0x01) ^ ((u_csamul_cla16_fa1_3_xor1 >> 0) & 0x01);
|
|
u_csamul_cla16_fa0_4_and0 = ((u_csamul_cla16_and0_4 >> 0) & 0x01) & ((u_csamul_cla16_fa1_3_xor1 >> 0) & 0x01);
|
|
u_csamul_cla16_fa0_4_xor1 = ((u_csamul_cla16_fa0_4_xor0 >> 0) & 0x01) ^ ((u_csamul_cla16_fa0_3_or0 >> 0) & 0x01);
|
|
u_csamul_cla16_fa0_4_and1 = ((u_csamul_cla16_fa0_4_xor0 >> 0) & 0x01) & ((u_csamul_cla16_fa0_3_or0 >> 0) & 0x01);
|
|
u_csamul_cla16_fa0_4_or0 = ((u_csamul_cla16_fa0_4_and0 >> 0) & 0x01) | ((u_csamul_cla16_fa0_4_and1 >> 0) & 0x01);
|
|
u_csamul_cla16_and1_4 = ((a >> 1) & 0x01) & ((b >> 4) & 0x01);
|
|
u_csamul_cla16_fa1_4_xor0 = ((u_csamul_cla16_and1_4 >> 0) & 0x01) ^ ((u_csamul_cla16_fa2_3_xor1 >> 0) & 0x01);
|
|
u_csamul_cla16_fa1_4_and0 = ((u_csamul_cla16_and1_4 >> 0) & 0x01) & ((u_csamul_cla16_fa2_3_xor1 >> 0) & 0x01);
|
|
u_csamul_cla16_fa1_4_xor1 = ((u_csamul_cla16_fa1_4_xor0 >> 0) & 0x01) ^ ((u_csamul_cla16_fa1_3_or0 >> 0) & 0x01);
|
|
u_csamul_cla16_fa1_4_and1 = ((u_csamul_cla16_fa1_4_xor0 >> 0) & 0x01) & ((u_csamul_cla16_fa1_3_or0 >> 0) & 0x01);
|
|
u_csamul_cla16_fa1_4_or0 = ((u_csamul_cla16_fa1_4_and0 >> 0) & 0x01) | ((u_csamul_cla16_fa1_4_and1 >> 0) & 0x01);
|
|
u_csamul_cla16_and2_4 = ((a >> 2) & 0x01) & ((b >> 4) & 0x01);
|
|
u_csamul_cla16_fa2_4_xor0 = ((u_csamul_cla16_and2_4 >> 0) & 0x01) ^ ((u_csamul_cla16_fa3_3_xor1 >> 0) & 0x01);
|
|
u_csamul_cla16_fa2_4_and0 = ((u_csamul_cla16_and2_4 >> 0) & 0x01) & ((u_csamul_cla16_fa3_3_xor1 >> 0) & 0x01);
|
|
u_csamul_cla16_fa2_4_xor1 = ((u_csamul_cla16_fa2_4_xor0 >> 0) & 0x01) ^ ((u_csamul_cla16_fa2_3_or0 >> 0) & 0x01);
|
|
u_csamul_cla16_fa2_4_and1 = ((u_csamul_cla16_fa2_4_xor0 >> 0) & 0x01) & ((u_csamul_cla16_fa2_3_or0 >> 0) & 0x01);
|
|
u_csamul_cla16_fa2_4_or0 = ((u_csamul_cla16_fa2_4_and0 >> 0) & 0x01) | ((u_csamul_cla16_fa2_4_and1 >> 0) & 0x01);
|
|
u_csamul_cla16_and3_4 = ((a >> 3) & 0x01) & ((b >> 4) & 0x01);
|
|
u_csamul_cla16_fa3_4_xor0 = ((u_csamul_cla16_and3_4 >> 0) & 0x01) ^ ((u_csamul_cla16_fa4_3_xor1 >> 0) & 0x01);
|
|
u_csamul_cla16_fa3_4_and0 = ((u_csamul_cla16_and3_4 >> 0) & 0x01) & ((u_csamul_cla16_fa4_3_xor1 >> 0) & 0x01);
|
|
u_csamul_cla16_fa3_4_xor1 = ((u_csamul_cla16_fa3_4_xor0 >> 0) & 0x01) ^ ((u_csamul_cla16_fa3_3_or0 >> 0) & 0x01);
|
|
u_csamul_cla16_fa3_4_and1 = ((u_csamul_cla16_fa3_4_xor0 >> 0) & 0x01) & ((u_csamul_cla16_fa3_3_or0 >> 0) & 0x01);
|
|
u_csamul_cla16_fa3_4_or0 = ((u_csamul_cla16_fa3_4_and0 >> 0) & 0x01) | ((u_csamul_cla16_fa3_4_and1 >> 0) & 0x01);
|
|
u_csamul_cla16_and4_4 = ((a >> 4) & 0x01) & ((b >> 4) & 0x01);
|
|
u_csamul_cla16_fa4_4_xor0 = ((u_csamul_cla16_and4_4 >> 0) & 0x01) ^ ((u_csamul_cla16_fa5_3_xor1 >> 0) & 0x01);
|
|
u_csamul_cla16_fa4_4_and0 = ((u_csamul_cla16_and4_4 >> 0) & 0x01) & ((u_csamul_cla16_fa5_3_xor1 >> 0) & 0x01);
|
|
u_csamul_cla16_fa4_4_xor1 = ((u_csamul_cla16_fa4_4_xor0 >> 0) & 0x01) ^ ((u_csamul_cla16_fa4_3_or0 >> 0) & 0x01);
|
|
u_csamul_cla16_fa4_4_and1 = ((u_csamul_cla16_fa4_4_xor0 >> 0) & 0x01) & ((u_csamul_cla16_fa4_3_or0 >> 0) & 0x01);
|
|
u_csamul_cla16_fa4_4_or0 = ((u_csamul_cla16_fa4_4_and0 >> 0) & 0x01) | ((u_csamul_cla16_fa4_4_and1 >> 0) & 0x01);
|
|
u_csamul_cla16_and5_4 = ((a >> 5) & 0x01) & ((b >> 4) & 0x01);
|
|
u_csamul_cla16_fa5_4_xor0 = ((u_csamul_cla16_and5_4 >> 0) & 0x01) ^ ((u_csamul_cla16_fa6_3_xor1 >> 0) & 0x01);
|
|
u_csamul_cla16_fa5_4_and0 = ((u_csamul_cla16_and5_4 >> 0) & 0x01) & ((u_csamul_cla16_fa6_3_xor1 >> 0) & 0x01);
|
|
u_csamul_cla16_fa5_4_xor1 = ((u_csamul_cla16_fa5_4_xor0 >> 0) & 0x01) ^ ((u_csamul_cla16_fa5_3_or0 >> 0) & 0x01);
|
|
u_csamul_cla16_fa5_4_and1 = ((u_csamul_cla16_fa5_4_xor0 >> 0) & 0x01) & ((u_csamul_cla16_fa5_3_or0 >> 0) & 0x01);
|
|
u_csamul_cla16_fa5_4_or0 = ((u_csamul_cla16_fa5_4_and0 >> 0) & 0x01) | ((u_csamul_cla16_fa5_4_and1 >> 0) & 0x01);
|
|
u_csamul_cla16_and6_4 = ((a >> 6) & 0x01) & ((b >> 4) & 0x01);
|
|
u_csamul_cla16_fa6_4_xor0 = ((u_csamul_cla16_and6_4 >> 0) & 0x01) ^ ((u_csamul_cla16_fa7_3_xor1 >> 0) & 0x01);
|
|
u_csamul_cla16_fa6_4_and0 = ((u_csamul_cla16_and6_4 >> 0) & 0x01) & ((u_csamul_cla16_fa7_3_xor1 >> 0) & 0x01);
|
|
u_csamul_cla16_fa6_4_xor1 = ((u_csamul_cla16_fa6_4_xor0 >> 0) & 0x01) ^ ((u_csamul_cla16_fa6_3_or0 >> 0) & 0x01);
|
|
u_csamul_cla16_fa6_4_and1 = ((u_csamul_cla16_fa6_4_xor0 >> 0) & 0x01) & ((u_csamul_cla16_fa6_3_or0 >> 0) & 0x01);
|
|
u_csamul_cla16_fa6_4_or0 = ((u_csamul_cla16_fa6_4_and0 >> 0) & 0x01) | ((u_csamul_cla16_fa6_4_and1 >> 0) & 0x01);
|
|
u_csamul_cla16_and7_4 = ((a >> 7) & 0x01) & ((b >> 4) & 0x01);
|
|
u_csamul_cla16_fa7_4_xor0 = ((u_csamul_cla16_and7_4 >> 0) & 0x01) ^ ((u_csamul_cla16_fa8_3_xor1 >> 0) & 0x01);
|
|
u_csamul_cla16_fa7_4_and0 = ((u_csamul_cla16_and7_4 >> 0) & 0x01) & ((u_csamul_cla16_fa8_3_xor1 >> 0) & 0x01);
|
|
u_csamul_cla16_fa7_4_xor1 = ((u_csamul_cla16_fa7_4_xor0 >> 0) & 0x01) ^ ((u_csamul_cla16_fa7_3_or0 >> 0) & 0x01);
|
|
u_csamul_cla16_fa7_4_and1 = ((u_csamul_cla16_fa7_4_xor0 >> 0) & 0x01) & ((u_csamul_cla16_fa7_3_or0 >> 0) & 0x01);
|
|
u_csamul_cla16_fa7_4_or0 = ((u_csamul_cla16_fa7_4_and0 >> 0) & 0x01) | ((u_csamul_cla16_fa7_4_and1 >> 0) & 0x01);
|
|
u_csamul_cla16_and8_4 = ((a >> 8) & 0x01) & ((b >> 4) & 0x01);
|
|
u_csamul_cla16_fa8_4_xor0 = ((u_csamul_cla16_and8_4 >> 0) & 0x01) ^ ((u_csamul_cla16_fa9_3_xor1 >> 0) & 0x01);
|
|
u_csamul_cla16_fa8_4_and0 = ((u_csamul_cla16_and8_4 >> 0) & 0x01) & ((u_csamul_cla16_fa9_3_xor1 >> 0) & 0x01);
|
|
u_csamul_cla16_fa8_4_xor1 = ((u_csamul_cla16_fa8_4_xor0 >> 0) & 0x01) ^ ((u_csamul_cla16_fa8_3_or0 >> 0) & 0x01);
|
|
u_csamul_cla16_fa8_4_and1 = ((u_csamul_cla16_fa8_4_xor0 >> 0) & 0x01) & ((u_csamul_cla16_fa8_3_or0 >> 0) & 0x01);
|
|
u_csamul_cla16_fa8_4_or0 = ((u_csamul_cla16_fa8_4_and0 >> 0) & 0x01) | ((u_csamul_cla16_fa8_4_and1 >> 0) & 0x01);
|
|
u_csamul_cla16_and9_4 = ((a >> 9) & 0x01) & ((b >> 4) & 0x01);
|
|
u_csamul_cla16_fa9_4_xor0 = ((u_csamul_cla16_and9_4 >> 0) & 0x01) ^ ((u_csamul_cla16_fa10_3_xor1 >> 0) & 0x01);
|
|
u_csamul_cla16_fa9_4_and0 = ((u_csamul_cla16_and9_4 >> 0) & 0x01) & ((u_csamul_cla16_fa10_3_xor1 >> 0) & 0x01);
|
|
u_csamul_cla16_fa9_4_xor1 = ((u_csamul_cla16_fa9_4_xor0 >> 0) & 0x01) ^ ((u_csamul_cla16_fa9_3_or0 >> 0) & 0x01);
|
|
u_csamul_cla16_fa9_4_and1 = ((u_csamul_cla16_fa9_4_xor0 >> 0) & 0x01) & ((u_csamul_cla16_fa9_3_or0 >> 0) & 0x01);
|
|
u_csamul_cla16_fa9_4_or0 = ((u_csamul_cla16_fa9_4_and0 >> 0) & 0x01) | ((u_csamul_cla16_fa9_4_and1 >> 0) & 0x01);
|
|
u_csamul_cla16_and10_4 = ((a >> 10) & 0x01) & ((b >> 4) & 0x01);
|
|
u_csamul_cla16_fa10_4_xor0 = ((u_csamul_cla16_and10_4 >> 0) & 0x01) ^ ((u_csamul_cla16_fa11_3_xor1 >> 0) & 0x01);
|
|
u_csamul_cla16_fa10_4_and0 = ((u_csamul_cla16_and10_4 >> 0) & 0x01) & ((u_csamul_cla16_fa11_3_xor1 >> 0) & 0x01);
|
|
u_csamul_cla16_fa10_4_xor1 = ((u_csamul_cla16_fa10_4_xor0 >> 0) & 0x01) ^ ((u_csamul_cla16_fa10_3_or0 >> 0) & 0x01);
|
|
u_csamul_cla16_fa10_4_and1 = ((u_csamul_cla16_fa10_4_xor0 >> 0) & 0x01) & ((u_csamul_cla16_fa10_3_or0 >> 0) & 0x01);
|
|
u_csamul_cla16_fa10_4_or0 = ((u_csamul_cla16_fa10_4_and0 >> 0) & 0x01) | ((u_csamul_cla16_fa10_4_and1 >> 0) & 0x01);
|
|
u_csamul_cla16_and11_4 = ((a >> 11) & 0x01) & ((b >> 4) & 0x01);
|
|
u_csamul_cla16_fa11_4_xor0 = ((u_csamul_cla16_and11_4 >> 0) & 0x01) ^ ((u_csamul_cla16_fa12_3_xor1 >> 0) & 0x01);
|
|
u_csamul_cla16_fa11_4_and0 = ((u_csamul_cla16_and11_4 >> 0) & 0x01) & ((u_csamul_cla16_fa12_3_xor1 >> 0) & 0x01);
|
|
u_csamul_cla16_fa11_4_xor1 = ((u_csamul_cla16_fa11_4_xor0 >> 0) & 0x01) ^ ((u_csamul_cla16_fa11_3_or0 >> 0) & 0x01);
|
|
u_csamul_cla16_fa11_4_and1 = ((u_csamul_cla16_fa11_4_xor0 >> 0) & 0x01) & ((u_csamul_cla16_fa11_3_or0 >> 0) & 0x01);
|
|
u_csamul_cla16_fa11_4_or0 = ((u_csamul_cla16_fa11_4_and0 >> 0) & 0x01) | ((u_csamul_cla16_fa11_4_and1 >> 0) & 0x01);
|
|
u_csamul_cla16_and12_4 = ((a >> 12) & 0x01) & ((b >> 4) & 0x01);
|
|
u_csamul_cla16_fa12_4_xor0 = ((u_csamul_cla16_and12_4 >> 0) & 0x01) ^ ((u_csamul_cla16_fa13_3_xor1 >> 0) & 0x01);
|
|
u_csamul_cla16_fa12_4_and0 = ((u_csamul_cla16_and12_4 >> 0) & 0x01) & ((u_csamul_cla16_fa13_3_xor1 >> 0) & 0x01);
|
|
u_csamul_cla16_fa12_4_xor1 = ((u_csamul_cla16_fa12_4_xor0 >> 0) & 0x01) ^ ((u_csamul_cla16_fa12_3_or0 >> 0) & 0x01);
|
|
u_csamul_cla16_fa12_4_and1 = ((u_csamul_cla16_fa12_4_xor0 >> 0) & 0x01) & ((u_csamul_cla16_fa12_3_or0 >> 0) & 0x01);
|
|
u_csamul_cla16_fa12_4_or0 = ((u_csamul_cla16_fa12_4_and0 >> 0) & 0x01) | ((u_csamul_cla16_fa12_4_and1 >> 0) & 0x01);
|
|
u_csamul_cla16_and13_4 = ((a >> 13) & 0x01) & ((b >> 4) & 0x01);
|
|
u_csamul_cla16_fa13_4_xor0 = ((u_csamul_cla16_and13_4 >> 0) & 0x01) ^ ((u_csamul_cla16_fa14_3_xor1 >> 0) & 0x01);
|
|
u_csamul_cla16_fa13_4_and0 = ((u_csamul_cla16_and13_4 >> 0) & 0x01) & ((u_csamul_cla16_fa14_3_xor1 >> 0) & 0x01);
|
|
u_csamul_cla16_fa13_4_xor1 = ((u_csamul_cla16_fa13_4_xor0 >> 0) & 0x01) ^ ((u_csamul_cla16_fa13_3_or0 >> 0) & 0x01);
|
|
u_csamul_cla16_fa13_4_and1 = ((u_csamul_cla16_fa13_4_xor0 >> 0) & 0x01) & ((u_csamul_cla16_fa13_3_or0 >> 0) & 0x01);
|
|
u_csamul_cla16_fa13_4_or0 = ((u_csamul_cla16_fa13_4_and0 >> 0) & 0x01) | ((u_csamul_cla16_fa13_4_and1 >> 0) & 0x01);
|
|
u_csamul_cla16_and14_4 = ((a >> 14) & 0x01) & ((b >> 4) & 0x01);
|
|
u_csamul_cla16_fa14_4_xor0 = ((u_csamul_cla16_and14_4 >> 0) & 0x01) ^ ((u_csamul_cla16_and15_3 >> 0) & 0x01);
|
|
u_csamul_cla16_fa14_4_and0 = ((u_csamul_cla16_and14_4 >> 0) & 0x01) & ((u_csamul_cla16_and15_3 >> 0) & 0x01);
|
|
u_csamul_cla16_fa14_4_xor1 = ((u_csamul_cla16_fa14_4_xor0 >> 0) & 0x01) ^ ((u_csamul_cla16_fa14_3_or0 >> 0) & 0x01);
|
|
u_csamul_cla16_fa14_4_and1 = ((u_csamul_cla16_fa14_4_xor0 >> 0) & 0x01) & ((u_csamul_cla16_fa14_3_or0 >> 0) & 0x01);
|
|
u_csamul_cla16_fa14_4_or0 = ((u_csamul_cla16_fa14_4_and0 >> 0) & 0x01) | ((u_csamul_cla16_fa14_4_and1 >> 0) & 0x01);
|
|
u_csamul_cla16_and15_4 = ((a >> 15) & 0x01) & ((b >> 4) & 0x01);
|
|
u_csamul_cla16_and0_5 = ((a >> 0) & 0x01) & ((b >> 5) & 0x01);
|
|
u_csamul_cla16_fa0_5_xor0 = ((u_csamul_cla16_and0_5 >> 0) & 0x01) ^ ((u_csamul_cla16_fa1_4_xor1 >> 0) & 0x01);
|
|
u_csamul_cla16_fa0_5_and0 = ((u_csamul_cla16_and0_5 >> 0) & 0x01) & ((u_csamul_cla16_fa1_4_xor1 >> 0) & 0x01);
|
|
u_csamul_cla16_fa0_5_xor1 = ((u_csamul_cla16_fa0_5_xor0 >> 0) & 0x01) ^ ((u_csamul_cla16_fa0_4_or0 >> 0) & 0x01);
|
|
u_csamul_cla16_fa0_5_and1 = ((u_csamul_cla16_fa0_5_xor0 >> 0) & 0x01) & ((u_csamul_cla16_fa0_4_or0 >> 0) & 0x01);
|
|
u_csamul_cla16_fa0_5_or0 = ((u_csamul_cla16_fa0_5_and0 >> 0) & 0x01) | ((u_csamul_cla16_fa0_5_and1 >> 0) & 0x01);
|
|
u_csamul_cla16_and1_5 = ((a >> 1) & 0x01) & ((b >> 5) & 0x01);
|
|
u_csamul_cla16_fa1_5_xor0 = ((u_csamul_cla16_and1_5 >> 0) & 0x01) ^ ((u_csamul_cla16_fa2_4_xor1 >> 0) & 0x01);
|
|
u_csamul_cla16_fa1_5_and0 = ((u_csamul_cla16_and1_5 >> 0) & 0x01) & ((u_csamul_cla16_fa2_4_xor1 >> 0) & 0x01);
|
|
u_csamul_cla16_fa1_5_xor1 = ((u_csamul_cla16_fa1_5_xor0 >> 0) & 0x01) ^ ((u_csamul_cla16_fa1_4_or0 >> 0) & 0x01);
|
|
u_csamul_cla16_fa1_5_and1 = ((u_csamul_cla16_fa1_5_xor0 >> 0) & 0x01) & ((u_csamul_cla16_fa1_4_or0 >> 0) & 0x01);
|
|
u_csamul_cla16_fa1_5_or0 = ((u_csamul_cla16_fa1_5_and0 >> 0) & 0x01) | ((u_csamul_cla16_fa1_5_and1 >> 0) & 0x01);
|
|
u_csamul_cla16_and2_5 = ((a >> 2) & 0x01) & ((b >> 5) & 0x01);
|
|
u_csamul_cla16_fa2_5_xor0 = ((u_csamul_cla16_and2_5 >> 0) & 0x01) ^ ((u_csamul_cla16_fa3_4_xor1 >> 0) & 0x01);
|
|
u_csamul_cla16_fa2_5_and0 = ((u_csamul_cla16_and2_5 >> 0) & 0x01) & ((u_csamul_cla16_fa3_4_xor1 >> 0) & 0x01);
|
|
u_csamul_cla16_fa2_5_xor1 = ((u_csamul_cla16_fa2_5_xor0 >> 0) & 0x01) ^ ((u_csamul_cla16_fa2_4_or0 >> 0) & 0x01);
|
|
u_csamul_cla16_fa2_5_and1 = ((u_csamul_cla16_fa2_5_xor0 >> 0) & 0x01) & ((u_csamul_cla16_fa2_4_or0 >> 0) & 0x01);
|
|
u_csamul_cla16_fa2_5_or0 = ((u_csamul_cla16_fa2_5_and0 >> 0) & 0x01) | ((u_csamul_cla16_fa2_5_and1 >> 0) & 0x01);
|
|
u_csamul_cla16_and3_5 = ((a >> 3) & 0x01) & ((b >> 5) & 0x01);
|
|
u_csamul_cla16_fa3_5_xor0 = ((u_csamul_cla16_and3_5 >> 0) & 0x01) ^ ((u_csamul_cla16_fa4_4_xor1 >> 0) & 0x01);
|
|
u_csamul_cla16_fa3_5_and0 = ((u_csamul_cla16_and3_5 >> 0) & 0x01) & ((u_csamul_cla16_fa4_4_xor1 >> 0) & 0x01);
|
|
u_csamul_cla16_fa3_5_xor1 = ((u_csamul_cla16_fa3_5_xor0 >> 0) & 0x01) ^ ((u_csamul_cla16_fa3_4_or0 >> 0) & 0x01);
|
|
u_csamul_cla16_fa3_5_and1 = ((u_csamul_cla16_fa3_5_xor0 >> 0) & 0x01) & ((u_csamul_cla16_fa3_4_or0 >> 0) & 0x01);
|
|
u_csamul_cla16_fa3_5_or0 = ((u_csamul_cla16_fa3_5_and0 >> 0) & 0x01) | ((u_csamul_cla16_fa3_5_and1 >> 0) & 0x01);
|
|
u_csamul_cla16_and4_5 = ((a >> 4) & 0x01) & ((b >> 5) & 0x01);
|
|
u_csamul_cla16_fa4_5_xor0 = ((u_csamul_cla16_and4_5 >> 0) & 0x01) ^ ((u_csamul_cla16_fa5_4_xor1 >> 0) & 0x01);
|
|
u_csamul_cla16_fa4_5_and0 = ((u_csamul_cla16_and4_5 >> 0) & 0x01) & ((u_csamul_cla16_fa5_4_xor1 >> 0) & 0x01);
|
|
u_csamul_cla16_fa4_5_xor1 = ((u_csamul_cla16_fa4_5_xor0 >> 0) & 0x01) ^ ((u_csamul_cla16_fa4_4_or0 >> 0) & 0x01);
|
|
u_csamul_cla16_fa4_5_and1 = ((u_csamul_cla16_fa4_5_xor0 >> 0) & 0x01) & ((u_csamul_cla16_fa4_4_or0 >> 0) & 0x01);
|
|
u_csamul_cla16_fa4_5_or0 = ((u_csamul_cla16_fa4_5_and0 >> 0) & 0x01) | ((u_csamul_cla16_fa4_5_and1 >> 0) & 0x01);
|
|
u_csamul_cla16_and5_5 = ((a >> 5) & 0x01) & ((b >> 5) & 0x01);
|
|
u_csamul_cla16_fa5_5_xor0 = ((u_csamul_cla16_and5_5 >> 0) & 0x01) ^ ((u_csamul_cla16_fa6_4_xor1 >> 0) & 0x01);
|
|
u_csamul_cla16_fa5_5_and0 = ((u_csamul_cla16_and5_5 >> 0) & 0x01) & ((u_csamul_cla16_fa6_4_xor1 >> 0) & 0x01);
|
|
u_csamul_cla16_fa5_5_xor1 = ((u_csamul_cla16_fa5_5_xor0 >> 0) & 0x01) ^ ((u_csamul_cla16_fa5_4_or0 >> 0) & 0x01);
|
|
u_csamul_cla16_fa5_5_and1 = ((u_csamul_cla16_fa5_5_xor0 >> 0) & 0x01) & ((u_csamul_cla16_fa5_4_or0 >> 0) & 0x01);
|
|
u_csamul_cla16_fa5_5_or0 = ((u_csamul_cla16_fa5_5_and0 >> 0) & 0x01) | ((u_csamul_cla16_fa5_5_and1 >> 0) & 0x01);
|
|
u_csamul_cla16_and6_5 = ((a >> 6) & 0x01) & ((b >> 5) & 0x01);
|
|
u_csamul_cla16_fa6_5_xor0 = ((u_csamul_cla16_and6_5 >> 0) & 0x01) ^ ((u_csamul_cla16_fa7_4_xor1 >> 0) & 0x01);
|
|
u_csamul_cla16_fa6_5_and0 = ((u_csamul_cla16_and6_5 >> 0) & 0x01) & ((u_csamul_cla16_fa7_4_xor1 >> 0) & 0x01);
|
|
u_csamul_cla16_fa6_5_xor1 = ((u_csamul_cla16_fa6_5_xor0 >> 0) & 0x01) ^ ((u_csamul_cla16_fa6_4_or0 >> 0) & 0x01);
|
|
u_csamul_cla16_fa6_5_and1 = ((u_csamul_cla16_fa6_5_xor0 >> 0) & 0x01) & ((u_csamul_cla16_fa6_4_or0 >> 0) & 0x01);
|
|
u_csamul_cla16_fa6_5_or0 = ((u_csamul_cla16_fa6_5_and0 >> 0) & 0x01) | ((u_csamul_cla16_fa6_5_and1 >> 0) & 0x01);
|
|
u_csamul_cla16_and7_5 = ((a >> 7) & 0x01) & ((b >> 5) & 0x01);
|
|
u_csamul_cla16_fa7_5_xor0 = ((u_csamul_cla16_and7_5 >> 0) & 0x01) ^ ((u_csamul_cla16_fa8_4_xor1 >> 0) & 0x01);
|
|
u_csamul_cla16_fa7_5_and0 = ((u_csamul_cla16_and7_5 >> 0) & 0x01) & ((u_csamul_cla16_fa8_4_xor1 >> 0) & 0x01);
|
|
u_csamul_cla16_fa7_5_xor1 = ((u_csamul_cla16_fa7_5_xor0 >> 0) & 0x01) ^ ((u_csamul_cla16_fa7_4_or0 >> 0) & 0x01);
|
|
u_csamul_cla16_fa7_5_and1 = ((u_csamul_cla16_fa7_5_xor0 >> 0) & 0x01) & ((u_csamul_cla16_fa7_4_or0 >> 0) & 0x01);
|
|
u_csamul_cla16_fa7_5_or0 = ((u_csamul_cla16_fa7_5_and0 >> 0) & 0x01) | ((u_csamul_cla16_fa7_5_and1 >> 0) & 0x01);
|
|
u_csamul_cla16_and8_5 = ((a >> 8) & 0x01) & ((b >> 5) & 0x01);
|
|
u_csamul_cla16_fa8_5_xor0 = ((u_csamul_cla16_and8_5 >> 0) & 0x01) ^ ((u_csamul_cla16_fa9_4_xor1 >> 0) & 0x01);
|
|
u_csamul_cla16_fa8_5_and0 = ((u_csamul_cla16_and8_5 >> 0) & 0x01) & ((u_csamul_cla16_fa9_4_xor1 >> 0) & 0x01);
|
|
u_csamul_cla16_fa8_5_xor1 = ((u_csamul_cla16_fa8_5_xor0 >> 0) & 0x01) ^ ((u_csamul_cla16_fa8_4_or0 >> 0) & 0x01);
|
|
u_csamul_cla16_fa8_5_and1 = ((u_csamul_cla16_fa8_5_xor0 >> 0) & 0x01) & ((u_csamul_cla16_fa8_4_or0 >> 0) & 0x01);
|
|
u_csamul_cla16_fa8_5_or0 = ((u_csamul_cla16_fa8_5_and0 >> 0) & 0x01) | ((u_csamul_cla16_fa8_5_and1 >> 0) & 0x01);
|
|
u_csamul_cla16_and9_5 = ((a >> 9) & 0x01) & ((b >> 5) & 0x01);
|
|
u_csamul_cla16_fa9_5_xor0 = ((u_csamul_cla16_and9_5 >> 0) & 0x01) ^ ((u_csamul_cla16_fa10_4_xor1 >> 0) & 0x01);
|
|
u_csamul_cla16_fa9_5_and0 = ((u_csamul_cla16_and9_5 >> 0) & 0x01) & ((u_csamul_cla16_fa10_4_xor1 >> 0) & 0x01);
|
|
u_csamul_cla16_fa9_5_xor1 = ((u_csamul_cla16_fa9_5_xor0 >> 0) & 0x01) ^ ((u_csamul_cla16_fa9_4_or0 >> 0) & 0x01);
|
|
u_csamul_cla16_fa9_5_and1 = ((u_csamul_cla16_fa9_5_xor0 >> 0) & 0x01) & ((u_csamul_cla16_fa9_4_or0 >> 0) & 0x01);
|
|
u_csamul_cla16_fa9_5_or0 = ((u_csamul_cla16_fa9_5_and0 >> 0) & 0x01) | ((u_csamul_cla16_fa9_5_and1 >> 0) & 0x01);
|
|
u_csamul_cla16_and10_5 = ((a >> 10) & 0x01) & ((b >> 5) & 0x01);
|
|
u_csamul_cla16_fa10_5_xor0 = ((u_csamul_cla16_and10_5 >> 0) & 0x01) ^ ((u_csamul_cla16_fa11_4_xor1 >> 0) & 0x01);
|
|
u_csamul_cla16_fa10_5_and0 = ((u_csamul_cla16_and10_5 >> 0) & 0x01) & ((u_csamul_cla16_fa11_4_xor1 >> 0) & 0x01);
|
|
u_csamul_cla16_fa10_5_xor1 = ((u_csamul_cla16_fa10_5_xor0 >> 0) & 0x01) ^ ((u_csamul_cla16_fa10_4_or0 >> 0) & 0x01);
|
|
u_csamul_cla16_fa10_5_and1 = ((u_csamul_cla16_fa10_5_xor0 >> 0) & 0x01) & ((u_csamul_cla16_fa10_4_or0 >> 0) & 0x01);
|
|
u_csamul_cla16_fa10_5_or0 = ((u_csamul_cla16_fa10_5_and0 >> 0) & 0x01) | ((u_csamul_cla16_fa10_5_and1 >> 0) & 0x01);
|
|
u_csamul_cla16_and11_5 = ((a >> 11) & 0x01) & ((b >> 5) & 0x01);
|
|
u_csamul_cla16_fa11_5_xor0 = ((u_csamul_cla16_and11_5 >> 0) & 0x01) ^ ((u_csamul_cla16_fa12_4_xor1 >> 0) & 0x01);
|
|
u_csamul_cla16_fa11_5_and0 = ((u_csamul_cla16_and11_5 >> 0) & 0x01) & ((u_csamul_cla16_fa12_4_xor1 >> 0) & 0x01);
|
|
u_csamul_cla16_fa11_5_xor1 = ((u_csamul_cla16_fa11_5_xor0 >> 0) & 0x01) ^ ((u_csamul_cla16_fa11_4_or0 >> 0) & 0x01);
|
|
u_csamul_cla16_fa11_5_and1 = ((u_csamul_cla16_fa11_5_xor0 >> 0) & 0x01) & ((u_csamul_cla16_fa11_4_or0 >> 0) & 0x01);
|
|
u_csamul_cla16_fa11_5_or0 = ((u_csamul_cla16_fa11_5_and0 >> 0) & 0x01) | ((u_csamul_cla16_fa11_5_and1 >> 0) & 0x01);
|
|
u_csamul_cla16_and12_5 = ((a >> 12) & 0x01) & ((b >> 5) & 0x01);
|
|
u_csamul_cla16_fa12_5_xor0 = ((u_csamul_cla16_and12_5 >> 0) & 0x01) ^ ((u_csamul_cla16_fa13_4_xor1 >> 0) & 0x01);
|
|
u_csamul_cla16_fa12_5_and0 = ((u_csamul_cla16_and12_5 >> 0) & 0x01) & ((u_csamul_cla16_fa13_4_xor1 >> 0) & 0x01);
|
|
u_csamul_cla16_fa12_5_xor1 = ((u_csamul_cla16_fa12_5_xor0 >> 0) & 0x01) ^ ((u_csamul_cla16_fa12_4_or0 >> 0) & 0x01);
|
|
u_csamul_cla16_fa12_5_and1 = ((u_csamul_cla16_fa12_5_xor0 >> 0) & 0x01) & ((u_csamul_cla16_fa12_4_or0 >> 0) & 0x01);
|
|
u_csamul_cla16_fa12_5_or0 = ((u_csamul_cla16_fa12_5_and0 >> 0) & 0x01) | ((u_csamul_cla16_fa12_5_and1 >> 0) & 0x01);
|
|
u_csamul_cla16_and13_5 = ((a >> 13) & 0x01) & ((b >> 5) & 0x01);
|
|
u_csamul_cla16_fa13_5_xor0 = ((u_csamul_cla16_and13_5 >> 0) & 0x01) ^ ((u_csamul_cla16_fa14_4_xor1 >> 0) & 0x01);
|
|
u_csamul_cla16_fa13_5_and0 = ((u_csamul_cla16_and13_5 >> 0) & 0x01) & ((u_csamul_cla16_fa14_4_xor1 >> 0) & 0x01);
|
|
u_csamul_cla16_fa13_5_xor1 = ((u_csamul_cla16_fa13_5_xor0 >> 0) & 0x01) ^ ((u_csamul_cla16_fa13_4_or0 >> 0) & 0x01);
|
|
u_csamul_cla16_fa13_5_and1 = ((u_csamul_cla16_fa13_5_xor0 >> 0) & 0x01) & ((u_csamul_cla16_fa13_4_or0 >> 0) & 0x01);
|
|
u_csamul_cla16_fa13_5_or0 = ((u_csamul_cla16_fa13_5_and0 >> 0) & 0x01) | ((u_csamul_cla16_fa13_5_and1 >> 0) & 0x01);
|
|
u_csamul_cla16_and14_5 = ((a >> 14) & 0x01) & ((b >> 5) & 0x01);
|
|
u_csamul_cla16_fa14_5_xor0 = ((u_csamul_cla16_and14_5 >> 0) & 0x01) ^ ((u_csamul_cla16_and15_4 >> 0) & 0x01);
|
|
u_csamul_cla16_fa14_5_and0 = ((u_csamul_cla16_and14_5 >> 0) & 0x01) & ((u_csamul_cla16_and15_4 >> 0) & 0x01);
|
|
u_csamul_cla16_fa14_5_xor1 = ((u_csamul_cla16_fa14_5_xor0 >> 0) & 0x01) ^ ((u_csamul_cla16_fa14_4_or0 >> 0) & 0x01);
|
|
u_csamul_cla16_fa14_5_and1 = ((u_csamul_cla16_fa14_5_xor0 >> 0) & 0x01) & ((u_csamul_cla16_fa14_4_or0 >> 0) & 0x01);
|
|
u_csamul_cla16_fa14_5_or0 = ((u_csamul_cla16_fa14_5_and0 >> 0) & 0x01) | ((u_csamul_cla16_fa14_5_and1 >> 0) & 0x01);
|
|
u_csamul_cla16_and15_5 = ((a >> 15) & 0x01) & ((b >> 5) & 0x01);
|
|
u_csamul_cla16_and0_6 = ((a >> 0) & 0x01) & ((b >> 6) & 0x01);
|
|
u_csamul_cla16_fa0_6_xor0 = ((u_csamul_cla16_and0_6 >> 0) & 0x01) ^ ((u_csamul_cla16_fa1_5_xor1 >> 0) & 0x01);
|
|
u_csamul_cla16_fa0_6_and0 = ((u_csamul_cla16_and0_6 >> 0) & 0x01) & ((u_csamul_cla16_fa1_5_xor1 >> 0) & 0x01);
|
|
u_csamul_cla16_fa0_6_xor1 = ((u_csamul_cla16_fa0_6_xor0 >> 0) & 0x01) ^ ((u_csamul_cla16_fa0_5_or0 >> 0) & 0x01);
|
|
u_csamul_cla16_fa0_6_and1 = ((u_csamul_cla16_fa0_6_xor0 >> 0) & 0x01) & ((u_csamul_cla16_fa0_5_or0 >> 0) & 0x01);
|
|
u_csamul_cla16_fa0_6_or0 = ((u_csamul_cla16_fa0_6_and0 >> 0) & 0x01) | ((u_csamul_cla16_fa0_6_and1 >> 0) & 0x01);
|
|
u_csamul_cla16_and1_6 = ((a >> 1) & 0x01) & ((b >> 6) & 0x01);
|
|
u_csamul_cla16_fa1_6_xor0 = ((u_csamul_cla16_and1_6 >> 0) & 0x01) ^ ((u_csamul_cla16_fa2_5_xor1 >> 0) & 0x01);
|
|
u_csamul_cla16_fa1_6_and0 = ((u_csamul_cla16_and1_6 >> 0) & 0x01) & ((u_csamul_cla16_fa2_5_xor1 >> 0) & 0x01);
|
|
u_csamul_cla16_fa1_6_xor1 = ((u_csamul_cla16_fa1_6_xor0 >> 0) & 0x01) ^ ((u_csamul_cla16_fa1_5_or0 >> 0) & 0x01);
|
|
u_csamul_cla16_fa1_6_and1 = ((u_csamul_cla16_fa1_6_xor0 >> 0) & 0x01) & ((u_csamul_cla16_fa1_5_or0 >> 0) & 0x01);
|
|
u_csamul_cla16_fa1_6_or0 = ((u_csamul_cla16_fa1_6_and0 >> 0) & 0x01) | ((u_csamul_cla16_fa1_6_and1 >> 0) & 0x01);
|
|
u_csamul_cla16_and2_6 = ((a >> 2) & 0x01) & ((b >> 6) & 0x01);
|
|
u_csamul_cla16_fa2_6_xor0 = ((u_csamul_cla16_and2_6 >> 0) & 0x01) ^ ((u_csamul_cla16_fa3_5_xor1 >> 0) & 0x01);
|
|
u_csamul_cla16_fa2_6_and0 = ((u_csamul_cla16_and2_6 >> 0) & 0x01) & ((u_csamul_cla16_fa3_5_xor1 >> 0) & 0x01);
|
|
u_csamul_cla16_fa2_6_xor1 = ((u_csamul_cla16_fa2_6_xor0 >> 0) & 0x01) ^ ((u_csamul_cla16_fa2_5_or0 >> 0) & 0x01);
|
|
u_csamul_cla16_fa2_6_and1 = ((u_csamul_cla16_fa2_6_xor0 >> 0) & 0x01) & ((u_csamul_cla16_fa2_5_or0 >> 0) & 0x01);
|
|
u_csamul_cla16_fa2_6_or0 = ((u_csamul_cla16_fa2_6_and0 >> 0) & 0x01) | ((u_csamul_cla16_fa2_6_and1 >> 0) & 0x01);
|
|
u_csamul_cla16_and3_6 = ((a >> 3) & 0x01) & ((b >> 6) & 0x01);
|
|
u_csamul_cla16_fa3_6_xor0 = ((u_csamul_cla16_and3_6 >> 0) & 0x01) ^ ((u_csamul_cla16_fa4_5_xor1 >> 0) & 0x01);
|
|
u_csamul_cla16_fa3_6_and0 = ((u_csamul_cla16_and3_6 >> 0) & 0x01) & ((u_csamul_cla16_fa4_5_xor1 >> 0) & 0x01);
|
|
u_csamul_cla16_fa3_6_xor1 = ((u_csamul_cla16_fa3_6_xor0 >> 0) & 0x01) ^ ((u_csamul_cla16_fa3_5_or0 >> 0) & 0x01);
|
|
u_csamul_cla16_fa3_6_and1 = ((u_csamul_cla16_fa3_6_xor0 >> 0) & 0x01) & ((u_csamul_cla16_fa3_5_or0 >> 0) & 0x01);
|
|
u_csamul_cla16_fa3_6_or0 = ((u_csamul_cla16_fa3_6_and0 >> 0) & 0x01) | ((u_csamul_cla16_fa3_6_and1 >> 0) & 0x01);
|
|
u_csamul_cla16_and4_6 = ((a >> 4) & 0x01) & ((b >> 6) & 0x01);
|
|
u_csamul_cla16_fa4_6_xor0 = ((u_csamul_cla16_and4_6 >> 0) & 0x01) ^ ((u_csamul_cla16_fa5_5_xor1 >> 0) & 0x01);
|
|
u_csamul_cla16_fa4_6_and0 = ((u_csamul_cla16_and4_6 >> 0) & 0x01) & ((u_csamul_cla16_fa5_5_xor1 >> 0) & 0x01);
|
|
u_csamul_cla16_fa4_6_xor1 = ((u_csamul_cla16_fa4_6_xor0 >> 0) & 0x01) ^ ((u_csamul_cla16_fa4_5_or0 >> 0) & 0x01);
|
|
u_csamul_cla16_fa4_6_and1 = ((u_csamul_cla16_fa4_6_xor0 >> 0) & 0x01) & ((u_csamul_cla16_fa4_5_or0 >> 0) & 0x01);
|
|
u_csamul_cla16_fa4_6_or0 = ((u_csamul_cla16_fa4_6_and0 >> 0) & 0x01) | ((u_csamul_cla16_fa4_6_and1 >> 0) & 0x01);
|
|
u_csamul_cla16_and5_6 = ((a >> 5) & 0x01) & ((b >> 6) & 0x01);
|
|
u_csamul_cla16_fa5_6_xor0 = ((u_csamul_cla16_and5_6 >> 0) & 0x01) ^ ((u_csamul_cla16_fa6_5_xor1 >> 0) & 0x01);
|
|
u_csamul_cla16_fa5_6_and0 = ((u_csamul_cla16_and5_6 >> 0) & 0x01) & ((u_csamul_cla16_fa6_5_xor1 >> 0) & 0x01);
|
|
u_csamul_cla16_fa5_6_xor1 = ((u_csamul_cla16_fa5_6_xor0 >> 0) & 0x01) ^ ((u_csamul_cla16_fa5_5_or0 >> 0) & 0x01);
|
|
u_csamul_cla16_fa5_6_and1 = ((u_csamul_cla16_fa5_6_xor0 >> 0) & 0x01) & ((u_csamul_cla16_fa5_5_or0 >> 0) & 0x01);
|
|
u_csamul_cla16_fa5_6_or0 = ((u_csamul_cla16_fa5_6_and0 >> 0) & 0x01) | ((u_csamul_cla16_fa5_6_and1 >> 0) & 0x01);
|
|
u_csamul_cla16_and6_6 = ((a >> 6) & 0x01) & ((b >> 6) & 0x01);
|
|
u_csamul_cla16_fa6_6_xor0 = ((u_csamul_cla16_and6_6 >> 0) & 0x01) ^ ((u_csamul_cla16_fa7_5_xor1 >> 0) & 0x01);
|
|
u_csamul_cla16_fa6_6_and0 = ((u_csamul_cla16_and6_6 >> 0) & 0x01) & ((u_csamul_cla16_fa7_5_xor1 >> 0) & 0x01);
|
|
u_csamul_cla16_fa6_6_xor1 = ((u_csamul_cla16_fa6_6_xor0 >> 0) & 0x01) ^ ((u_csamul_cla16_fa6_5_or0 >> 0) & 0x01);
|
|
u_csamul_cla16_fa6_6_and1 = ((u_csamul_cla16_fa6_6_xor0 >> 0) & 0x01) & ((u_csamul_cla16_fa6_5_or0 >> 0) & 0x01);
|
|
u_csamul_cla16_fa6_6_or0 = ((u_csamul_cla16_fa6_6_and0 >> 0) & 0x01) | ((u_csamul_cla16_fa6_6_and1 >> 0) & 0x01);
|
|
u_csamul_cla16_and7_6 = ((a >> 7) & 0x01) & ((b >> 6) & 0x01);
|
|
u_csamul_cla16_fa7_6_xor0 = ((u_csamul_cla16_and7_6 >> 0) & 0x01) ^ ((u_csamul_cla16_fa8_5_xor1 >> 0) & 0x01);
|
|
u_csamul_cla16_fa7_6_and0 = ((u_csamul_cla16_and7_6 >> 0) & 0x01) & ((u_csamul_cla16_fa8_5_xor1 >> 0) & 0x01);
|
|
u_csamul_cla16_fa7_6_xor1 = ((u_csamul_cla16_fa7_6_xor0 >> 0) & 0x01) ^ ((u_csamul_cla16_fa7_5_or0 >> 0) & 0x01);
|
|
u_csamul_cla16_fa7_6_and1 = ((u_csamul_cla16_fa7_6_xor0 >> 0) & 0x01) & ((u_csamul_cla16_fa7_5_or0 >> 0) & 0x01);
|
|
u_csamul_cla16_fa7_6_or0 = ((u_csamul_cla16_fa7_6_and0 >> 0) & 0x01) | ((u_csamul_cla16_fa7_6_and1 >> 0) & 0x01);
|
|
u_csamul_cla16_and8_6 = ((a >> 8) & 0x01) & ((b >> 6) & 0x01);
|
|
u_csamul_cla16_fa8_6_xor0 = ((u_csamul_cla16_and8_6 >> 0) & 0x01) ^ ((u_csamul_cla16_fa9_5_xor1 >> 0) & 0x01);
|
|
u_csamul_cla16_fa8_6_and0 = ((u_csamul_cla16_and8_6 >> 0) & 0x01) & ((u_csamul_cla16_fa9_5_xor1 >> 0) & 0x01);
|
|
u_csamul_cla16_fa8_6_xor1 = ((u_csamul_cla16_fa8_6_xor0 >> 0) & 0x01) ^ ((u_csamul_cla16_fa8_5_or0 >> 0) & 0x01);
|
|
u_csamul_cla16_fa8_6_and1 = ((u_csamul_cla16_fa8_6_xor0 >> 0) & 0x01) & ((u_csamul_cla16_fa8_5_or0 >> 0) & 0x01);
|
|
u_csamul_cla16_fa8_6_or0 = ((u_csamul_cla16_fa8_6_and0 >> 0) & 0x01) | ((u_csamul_cla16_fa8_6_and1 >> 0) & 0x01);
|
|
u_csamul_cla16_and9_6 = ((a >> 9) & 0x01) & ((b >> 6) & 0x01);
|
|
u_csamul_cla16_fa9_6_xor0 = ((u_csamul_cla16_and9_6 >> 0) & 0x01) ^ ((u_csamul_cla16_fa10_5_xor1 >> 0) & 0x01);
|
|
u_csamul_cla16_fa9_6_and0 = ((u_csamul_cla16_and9_6 >> 0) & 0x01) & ((u_csamul_cla16_fa10_5_xor1 >> 0) & 0x01);
|
|
u_csamul_cla16_fa9_6_xor1 = ((u_csamul_cla16_fa9_6_xor0 >> 0) & 0x01) ^ ((u_csamul_cla16_fa9_5_or0 >> 0) & 0x01);
|
|
u_csamul_cla16_fa9_6_and1 = ((u_csamul_cla16_fa9_6_xor0 >> 0) & 0x01) & ((u_csamul_cla16_fa9_5_or0 >> 0) & 0x01);
|
|
u_csamul_cla16_fa9_6_or0 = ((u_csamul_cla16_fa9_6_and0 >> 0) & 0x01) | ((u_csamul_cla16_fa9_6_and1 >> 0) & 0x01);
|
|
u_csamul_cla16_and10_6 = ((a >> 10) & 0x01) & ((b >> 6) & 0x01);
|
|
u_csamul_cla16_fa10_6_xor0 = ((u_csamul_cla16_and10_6 >> 0) & 0x01) ^ ((u_csamul_cla16_fa11_5_xor1 >> 0) & 0x01);
|
|
u_csamul_cla16_fa10_6_and0 = ((u_csamul_cla16_and10_6 >> 0) & 0x01) & ((u_csamul_cla16_fa11_5_xor1 >> 0) & 0x01);
|
|
u_csamul_cla16_fa10_6_xor1 = ((u_csamul_cla16_fa10_6_xor0 >> 0) & 0x01) ^ ((u_csamul_cla16_fa10_5_or0 >> 0) & 0x01);
|
|
u_csamul_cla16_fa10_6_and1 = ((u_csamul_cla16_fa10_6_xor0 >> 0) & 0x01) & ((u_csamul_cla16_fa10_5_or0 >> 0) & 0x01);
|
|
u_csamul_cla16_fa10_6_or0 = ((u_csamul_cla16_fa10_6_and0 >> 0) & 0x01) | ((u_csamul_cla16_fa10_6_and1 >> 0) & 0x01);
|
|
u_csamul_cla16_and11_6 = ((a >> 11) & 0x01) & ((b >> 6) & 0x01);
|
|
u_csamul_cla16_fa11_6_xor0 = ((u_csamul_cla16_and11_6 >> 0) & 0x01) ^ ((u_csamul_cla16_fa12_5_xor1 >> 0) & 0x01);
|
|
u_csamul_cla16_fa11_6_and0 = ((u_csamul_cla16_and11_6 >> 0) & 0x01) & ((u_csamul_cla16_fa12_5_xor1 >> 0) & 0x01);
|
|
u_csamul_cla16_fa11_6_xor1 = ((u_csamul_cla16_fa11_6_xor0 >> 0) & 0x01) ^ ((u_csamul_cla16_fa11_5_or0 >> 0) & 0x01);
|
|
u_csamul_cla16_fa11_6_and1 = ((u_csamul_cla16_fa11_6_xor0 >> 0) & 0x01) & ((u_csamul_cla16_fa11_5_or0 >> 0) & 0x01);
|
|
u_csamul_cla16_fa11_6_or0 = ((u_csamul_cla16_fa11_6_and0 >> 0) & 0x01) | ((u_csamul_cla16_fa11_6_and1 >> 0) & 0x01);
|
|
u_csamul_cla16_and12_6 = ((a >> 12) & 0x01) & ((b >> 6) & 0x01);
|
|
u_csamul_cla16_fa12_6_xor0 = ((u_csamul_cla16_and12_6 >> 0) & 0x01) ^ ((u_csamul_cla16_fa13_5_xor1 >> 0) & 0x01);
|
|
u_csamul_cla16_fa12_6_and0 = ((u_csamul_cla16_and12_6 >> 0) & 0x01) & ((u_csamul_cla16_fa13_5_xor1 >> 0) & 0x01);
|
|
u_csamul_cla16_fa12_6_xor1 = ((u_csamul_cla16_fa12_6_xor0 >> 0) & 0x01) ^ ((u_csamul_cla16_fa12_5_or0 >> 0) & 0x01);
|
|
u_csamul_cla16_fa12_6_and1 = ((u_csamul_cla16_fa12_6_xor0 >> 0) & 0x01) & ((u_csamul_cla16_fa12_5_or0 >> 0) & 0x01);
|
|
u_csamul_cla16_fa12_6_or0 = ((u_csamul_cla16_fa12_6_and0 >> 0) & 0x01) | ((u_csamul_cla16_fa12_6_and1 >> 0) & 0x01);
|
|
u_csamul_cla16_and13_6 = ((a >> 13) & 0x01) & ((b >> 6) & 0x01);
|
|
u_csamul_cla16_fa13_6_xor0 = ((u_csamul_cla16_and13_6 >> 0) & 0x01) ^ ((u_csamul_cla16_fa14_5_xor1 >> 0) & 0x01);
|
|
u_csamul_cla16_fa13_6_and0 = ((u_csamul_cla16_and13_6 >> 0) & 0x01) & ((u_csamul_cla16_fa14_5_xor1 >> 0) & 0x01);
|
|
u_csamul_cla16_fa13_6_xor1 = ((u_csamul_cla16_fa13_6_xor0 >> 0) & 0x01) ^ ((u_csamul_cla16_fa13_5_or0 >> 0) & 0x01);
|
|
u_csamul_cla16_fa13_6_and1 = ((u_csamul_cla16_fa13_6_xor0 >> 0) & 0x01) & ((u_csamul_cla16_fa13_5_or0 >> 0) & 0x01);
|
|
u_csamul_cla16_fa13_6_or0 = ((u_csamul_cla16_fa13_6_and0 >> 0) & 0x01) | ((u_csamul_cla16_fa13_6_and1 >> 0) & 0x01);
|
|
u_csamul_cla16_and14_6 = ((a >> 14) & 0x01) & ((b >> 6) & 0x01);
|
|
u_csamul_cla16_fa14_6_xor0 = ((u_csamul_cla16_and14_6 >> 0) & 0x01) ^ ((u_csamul_cla16_and15_5 >> 0) & 0x01);
|
|
u_csamul_cla16_fa14_6_and0 = ((u_csamul_cla16_and14_6 >> 0) & 0x01) & ((u_csamul_cla16_and15_5 >> 0) & 0x01);
|
|
u_csamul_cla16_fa14_6_xor1 = ((u_csamul_cla16_fa14_6_xor0 >> 0) & 0x01) ^ ((u_csamul_cla16_fa14_5_or0 >> 0) & 0x01);
|
|
u_csamul_cla16_fa14_6_and1 = ((u_csamul_cla16_fa14_6_xor0 >> 0) & 0x01) & ((u_csamul_cla16_fa14_5_or0 >> 0) & 0x01);
|
|
u_csamul_cla16_fa14_6_or0 = ((u_csamul_cla16_fa14_6_and0 >> 0) & 0x01) | ((u_csamul_cla16_fa14_6_and1 >> 0) & 0x01);
|
|
u_csamul_cla16_and15_6 = ((a >> 15) & 0x01) & ((b >> 6) & 0x01);
|
|
u_csamul_cla16_and0_7 = ((a >> 0) & 0x01) & ((b >> 7) & 0x01);
|
|
u_csamul_cla16_fa0_7_xor0 = ((u_csamul_cla16_and0_7 >> 0) & 0x01) ^ ((u_csamul_cla16_fa1_6_xor1 >> 0) & 0x01);
|
|
u_csamul_cla16_fa0_7_and0 = ((u_csamul_cla16_and0_7 >> 0) & 0x01) & ((u_csamul_cla16_fa1_6_xor1 >> 0) & 0x01);
|
|
u_csamul_cla16_fa0_7_xor1 = ((u_csamul_cla16_fa0_7_xor0 >> 0) & 0x01) ^ ((u_csamul_cla16_fa0_6_or0 >> 0) & 0x01);
|
|
u_csamul_cla16_fa0_7_and1 = ((u_csamul_cla16_fa0_7_xor0 >> 0) & 0x01) & ((u_csamul_cla16_fa0_6_or0 >> 0) & 0x01);
|
|
u_csamul_cla16_fa0_7_or0 = ((u_csamul_cla16_fa0_7_and0 >> 0) & 0x01) | ((u_csamul_cla16_fa0_7_and1 >> 0) & 0x01);
|
|
u_csamul_cla16_and1_7 = ((a >> 1) & 0x01) & ((b >> 7) & 0x01);
|
|
u_csamul_cla16_fa1_7_xor0 = ((u_csamul_cla16_and1_7 >> 0) & 0x01) ^ ((u_csamul_cla16_fa2_6_xor1 >> 0) & 0x01);
|
|
u_csamul_cla16_fa1_7_and0 = ((u_csamul_cla16_and1_7 >> 0) & 0x01) & ((u_csamul_cla16_fa2_6_xor1 >> 0) & 0x01);
|
|
u_csamul_cla16_fa1_7_xor1 = ((u_csamul_cla16_fa1_7_xor0 >> 0) & 0x01) ^ ((u_csamul_cla16_fa1_6_or0 >> 0) & 0x01);
|
|
u_csamul_cla16_fa1_7_and1 = ((u_csamul_cla16_fa1_7_xor0 >> 0) & 0x01) & ((u_csamul_cla16_fa1_6_or0 >> 0) & 0x01);
|
|
u_csamul_cla16_fa1_7_or0 = ((u_csamul_cla16_fa1_7_and0 >> 0) & 0x01) | ((u_csamul_cla16_fa1_7_and1 >> 0) & 0x01);
|
|
u_csamul_cla16_and2_7 = ((a >> 2) & 0x01) & ((b >> 7) & 0x01);
|
|
u_csamul_cla16_fa2_7_xor0 = ((u_csamul_cla16_and2_7 >> 0) & 0x01) ^ ((u_csamul_cla16_fa3_6_xor1 >> 0) & 0x01);
|
|
u_csamul_cla16_fa2_7_and0 = ((u_csamul_cla16_and2_7 >> 0) & 0x01) & ((u_csamul_cla16_fa3_6_xor1 >> 0) & 0x01);
|
|
u_csamul_cla16_fa2_7_xor1 = ((u_csamul_cla16_fa2_7_xor0 >> 0) & 0x01) ^ ((u_csamul_cla16_fa2_6_or0 >> 0) & 0x01);
|
|
u_csamul_cla16_fa2_7_and1 = ((u_csamul_cla16_fa2_7_xor0 >> 0) & 0x01) & ((u_csamul_cla16_fa2_6_or0 >> 0) & 0x01);
|
|
u_csamul_cla16_fa2_7_or0 = ((u_csamul_cla16_fa2_7_and0 >> 0) & 0x01) | ((u_csamul_cla16_fa2_7_and1 >> 0) & 0x01);
|
|
u_csamul_cla16_and3_7 = ((a >> 3) & 0x01) & ((b >> 7) & 0x01);
|
|
u_csamul_cla16_fa3_7_xor0 = ((u_csamul_cla16_and3_7 >> 0) & 0x01) ^ ((u_csamul_cla16_fa4_6_xor1 >> 0) & 0x01);
|
|
u_csamul_cla16_fa3_7_and0 = ((u_csamul_cla16_and3_7 >> 0) & 0x01) & ((u_csamul_cla16_fa4_6_xor1 >> 0) & 0x01);
|
|
u_csamul_cla16_fa3_7_xor1 = ((u_csamul_cla16_fa3_7_xor0 >> 0) & 0x01) ^ ((u_csamul_cla16_fa3_6_or0 >> 0) & 0x01);
|
|
u_csamul_cla16_fa3_7_and1 = ((u_csamul_cla16_fa3_7_xor0 >> 0) & 0x01) & ((u_csamul_cla16_fa3_6_or0 >> 0) & 0x01);
|
|
u_csamul_cla16_fa3_7_or0 = ((u_csamul_cla16_fa3_7_and0 >> 0) & 0x01) | ((u_csamul_cla16_fa3_7_and1 >> 0) & 0x01);
|
|
u_csamul_cla16_and4_7 = ((a >> 4) & 0x01) & ((b >> 7) & 0x01);
|
|
u_csamul_cla16_fa4_7_xor0 = ((u_csamul_cla16_and4_7 >> 0) & 0x01) ^ ((u_csamul_cla16_fa5_6_xor1 >> 0) & 0x01);
|
|
u_csamul_cla16_fa4_7_and0 = ((u_csamul_cla16_and4_7 >> 0) & 0x01) & ((u_csamul_cla16_fa5_6_xor1 >> 0) & 0x01);
|
|
u_csamul_cla16_fa4_7_xor1 = ((u_csamul_cla16_fa4_7_xor0 >> 0) & 0x01) ^ ((u_csamul_cla16_fa4_6_or0 >> 0) & 0x01);
|
|
u_csamul_cla16_fa4_7_and1 = ((u_csamul_cla16_fa4_7_xor0 >> 0) & 0x01) & ((u_csamul_cla16_fa4_6_or0 >> 0) & 0x01);
|
|
u_csamul_cla16_fa4_7_or0 = ((u_csamul_cla16_fa4_7_and0 >> 0) & 0x01) | ((u_csamul_cla16_fa4_7_and1 >> 0) & 0x01);
|
|
u_csamul_cla16_and5_7 = ((a >> 5) & 0x01) & ((b >> 7) & 0x01);
|
|
u_csamul_cla16_fa5_7_xor0 = ((u_csamul_cla16_and5_7 >> 0) & 0x01) ^ ((u_csamul_cla16_fa6_6_xor1 >> 0) & 0x01);
|
|
u_csamul_cla16_fa5_7_and0 = ((u_csamul_cla16_and5_7 >> 0) & 0x01) & ((u_csamul_cla16_fa6_6_xor1 >> 0) & 0x01);
|
|
u_csamul_cla16_fa5_7_xor1 = ((u_csamul_cla16_fa5_7_xor0 >> 0) & 0x01) ^ ((u_csamul_cla16_fa5_6_or0 >> 0) & 0x01);
|
|
u_csamul_cla16_fa5_7_and1 = ((u_csamul_cla16_fa5_7_xor0 >> 0) & 0x01) & ((u_csamul_cla16_fa5_6_or0 >> 0) & 0x01);
|
|
u_csamul_cla16_fa5_7_or0 = ((u_csamul_cla16_fa5_7_and0 >> 0) & 0x01) | ((u_csamul_cla16_fa5_7_and1 >> 0) & 0x01);
|
|
u_csamul_cla16_and6_7 = ((a >> 6) & 0x01) & ((b >> 7) & 0x01);
|
|
u_csamul_cla16_fa6_7_xor0 = ((u_csamul_cla16_and6_7 >> 0) & 0x01) ^ ((u_csamul_cla16_fa7_6_xor1 >> 0) & 0x01);
|
|
u_csamul_cla16_fa6_7_and0 = ((u_csamul_cla16_and6_7 >> 0) & 0x01) & ((u_csamul_cla16_fa7_6_xor1 >> 0) & 0x01);
|
|
u_csamul_cla16_fa6_7_xor1 = ((u_csamul_cla16_fa6_7_xor0 >> 0) & 0x01) ^ ((u_csamul_cla16_fa6_6_or0 >> 0) & 0x01);
|
|
u_csamul_cla16_fa6_7_and1 = ((u_csamul_cla16_fa6_7_xor0 >> 0) & 0x01) & ((u_csamul_cla16_fa6_6_or0 >> 0) & 0x01);
|
|
u_csamul_cla16_fa6_7_or0 = ((u_csamul_cla16_fa6_7_and0 >> 0) & 0x01) | ((u_csamul_cla16_fa6_7_and1 >> 0) & 0x01);
|
|
u_csamul_cla16_and7_7 = ((a >> 7) & 0x01) & ((b >> 7) & 0x01);
|
|
u_csamul_cla16_fa7_7_xor0 = ((u_csamul_cla16_and7_7 >> 0) & 0x01) ^ ((u_csamul_cla16_fa8_6_xor1 >> 0) & 0x01);
|
|
u_csamul_cla16_fa7_7_and0 = ((u_csamul_cla16_and7_7 >> 0) & 0x01) & ((u_csamul_cla16_fa8_6_xor1 >> 0) & 0x01);
|
|
u_csamul_cla16_fa7_7_xor1 = ((u_csamul_cla16_fa7_7_xor0 >> 0) & 0x01) ^ ((u_csamul_cla16_fa7_6_or0 >> 0) & 0x01);
|
|
u_csamul_cla16_fa7_7_and1 = ((u_csamul_cla16_fa7_7_xor0 >> 0) & 0x01) & ((u_csamul_cla16_fa7_6_or0 >> 0) & 0x01);
|
|
u_csamul_cla16_fa7_7_or0 = ((u_csamul_cla16_fa7_7_and0 >> 0) & 0x01) | ((u_csamul_cla16_fa7_7_and1 >> 0) & 0x01);
|
|
u_csamul_cla16_and8_7 = ((a >> 8) & 0x01) & ((b >> 7) & 0x01);
|
|
u_csamul_cla16_fa8_7_xor0 = ((u_csamul_cla16_and8_7 >> 0) & 0x01) ^ ((u_csamul_cla16_fa9_6_xor1 >> 0) & 0x01);
|
|
u_csamul_cla16_fa8_7_and0 = ((u_csamul_cla16_and8_7 >> 0) & 0x01) & ((u_csamul_cla16_fa9_6_xor1 >> 0) & 0x01);
|
|
u_csamul_cla16_fa8_7_xor1 = ((u_csamul_cla16_fa8_7_xor0 >> 0) & 0x01) ^ ((u_csamul_cla16_fa8_6_or0 >> 0) & 0x01);
|
|
u_csamul_cla16_fa8_7_and1 = ((u_csamul_cla16_fa8_7_xor0 >> 0) & 0x01) & ((u_csamul_cla16_fa8_6_or0 >> 0) & 0x01);
|
|
u_csamul_cla16_fa8_7_or0 = ((u_csamul_cla16_fa8_7_and0 >> 0) & 0x01) | ((u_csamul_cla16_fa8_7_and1 >> 0) & 0x01);
|
|
u_csamul_cla16_and9_7 = ((a >> 9) & 0x01) & ((b >> 7) & 0x01);
|
|
u_csamul_cla16_fa9_7_xor0 = ((u_csamul_cla16_and9_7 >> 0) & 0x01) ^ ((u_csamul_cla16_fa10_6_xor1 >> 0) & 0x01);
|
|
u_csamul_cla16_fa9_7_and0 = ((u_csamul_cla16_and9_7 >> 0) & 0x01) & ((u_csamul_cla16_fa10_6_xor1 >> 0) & 0x01);
|
|
u_csamul_cla16_fa9_7_xor1 = ((u_csamul_cla16_fa9_7_xor0 >> 0) & 0x01) ^ ((u_csamul_cla16_fa9_6_or0 >> 0) & 0x01);
|
|
u_csamul_cla16_fa9_7_and1 = ((u_csamul_cla16_fa9_7_xor0 >> 0) & 0x01) & ((u_csamul_cla16_fa9_6_or0 >> 0) & 0x01);
|
|
u_csamul_cla16_fa9_7_or0 = ((u_csamul_cla16_fa9_7_and0 >> 0) & 0x01) | ((u_csamul_cla16_fa9_7_and1 >> 0) & 0x01);
|
|
u_csamul_cla16_and10_7 = ((a >> 10) & 0x01) & ((b >> 7) & 0x01);
|
|
u_csamul_cla16_fa10_7_xor0 = ((u_csamul_cla16_and10_7 >> 0) & 0x01) ^ ((u_csamul_cla16_fa11_6_xor1 >> 0) & 0x01);
|
|
u_csamul_cla16_fa10_7_and0 = ((u_csamul_cla16_and10_7 >> 0) & 0x01) & ((u_csamul_cla16_fa11_6_xor1 >> 0) & 0x01);
|
|
u_csamul_cla16_fa10_7_xor1 = ((u_csamul_cla16_fa10_7_xor0 >> 0) & 0x01) ^ ((u_csamul_cla16_fa10_6_or0 >> 0) & 0x01);
|
|
u_csamul_cla16_fa10_7_and1 = ((u_csamul_cla16_fa10_7_xor0 >> 0) & 0x01) & ((u_csamul_cla16_fa10_6_or0 >> 0) & 0x01);
|
|
u_csamul_cla16_fa10_7_or0 = ((u_csamul_cla16_fa10_7_and0 >> 0) & 0x01) | ((u_csamul_cla16_fa10_7_and1 >> 0) & 0x01);
|
|
u_csamul_cla16_and11_7 = ((a >> 11) & 0x01) & ((b >> 7) & 0x01);
|
|
u_csamul_cla16_fa11_7_xor0 = ((u_csamul_cla16_and11_7 >> 0) & 0x01) ^ ((u_csamul_cla16_fa12_6_xor1 >> 0) & 0x01);
|
|
u_csamul_cla16_fa11_7_and0 = ((u_csamul_cla16_and11_7 >> 0) & 0x01) & ((u_csamul_cla16_fa12_6_xor1 >> 0) & 0x01);
|
|
u_csamul_cla16_fa11_7_xor1 = ((u_csamul_cla16_fa11_7_xor0 >> 0) & 0x01) ^ ((u_csamul_cla16_fa11_6_or0 >> 0) & 0x01);
|
|
u_csamul_cla16_fa11_7_and1 = ((u_csamul_cla16_fa11_7_xor0 >> 0) & 0x01) & ((u_csamul_cla16_fa11_6_or0 >> 0) & 0x01);
|
|
u_csamul_cla16_fa11_7_or0 = ((u_csamul_cla16_fa11_7_and0 >> 0) & 0x01) | ((u_csamul_cla16_fa11_7_and1 >> 0) & 0x01);
|
|
u_csamul_cla16_and12_7 = ((a >> 12) & 0x01) & ((b >> 7) & 0x01);
|
|
u_csamul_cla16_fa12_7_xor0 = ((u_csamul_cla16_and12_7 >> 0) & 0x01) ^ ((u_csamul_cla16_fa13_6_xor1 >> 0) & 0x01);
|
|
u_csamul_cla16_fa12_7_and0 = ((u_csamul_cla16_and12_7 >> 0) & 0x01) & ((u_csamul_cla16_fa13_6_xor1 >> 0) & 0x01);
|
|
u_csamul_cla16_fa12_7_xor1 = ((u_csamul_cla16_fa12_7_xor0 >> 0) & 0x01) ^ ((u_csamul_cla16_fa12_6_or0 >> 0) & 0x01);
|
|
u_csamul_cla16_fa12_7_and1 = ((u_csamul_cla16_fa12_7_xor0 >> 0) & 0x01) & ((u_csamul_cla16_fa12_6_or0 >> 0) & 0x01);
|
|
u_csamul_cla16_fa12_7_or0 = ((u_csamul_cla16_fa12_7_and0 >> 0) & 0x01) | ((u_csamul_cla16_fa12_7_and1 >> 0) & 0x01);
|
|
u_csamul_cla16_and13_7 = ((a >> 13) & 0x01) & ((b >> 7) & 0x01);
|
|
u_csamul_cla16_fa13_7_xor0 = ((u_csamul_cla16_and13_7 >> 0) & 0x01) ^ ((u_csamul_cla16_fa14_6_xor1 >> 0) & 0x01);
|
|
u_csamul_cla16_fa13_7_and0 = ((u_csamul_cla16_and13_7 >> 0) & 0x01) & ((u_csamul_cla16_fa14_6_xor1 >> 0) & 0x01);
|
|
u_csamul_cla16_fa13_7_xor1 = ((u_csamul_cla16_fa13_7_xor0 >> 0) & 0x01) ^ ((u_csamul_cla16_fa13_6_or0 >> 0) & 0x01);
|
|
u_csamul_cla16_fa13_7_and1 = ((u_csamul_cla16_fa13_7_xor0 >> 0) & 0x01) & ((u_csamul_cla16_fa13_6_or0 >> 0) & 0x01);
|
|
u_csamul_cla16_fa13_7_or0 = ((u_csamul_cla16_fa13_7_and0 >> 0) & 0x01) | ((u_csamul_cla16_fa13_7_and1 >> 0) & 0x01);
|
|
u_csamul_cla16_and14_7 = ((a >> 14) & 0x01) & ((b >> 7) & 0x01);
|
|
u_csamul_cla16_fa14_7_xor0 = ((u_csamul_cla16_and14_7 >> 0) & 0x01) ^ ((u_csamul_cla16_and15_6 >> 0) & 0x01);
|
|
u_csamul_cla16_fa14_7_and0 = ((u_csamul_cla16_and14_7 >> 0) & 0x01) & ((u_csamul_cla16_and15_6 >> 0) & 0x01);
|
|
u_csamul_cla16_fa14_7_xor1 = ((u_csamul_cla16_fa14_7_xor0 >> 0) & 0x01) ^ ((u_csamul_cla16_fa14_6_or0 >> 0) & 0x01);
|
|
u_csamul_cla16_fa14_7_and1 = ((u_csamul_cla16_fa14_7_xor0 >> 0) & 0x01) & ((u_csamul_cla16_fa14_6_or0 >> 0) & 0x01);
|
|
u_csamul_cla16_fa14_7_or0 = ((u_csamul_cla16_fa14_7_and0 >> 0) & 0x01) | ((u_csamul_cla16_fa14_7_and1 >> 0) & 0x01);
|
|
u_csamul_cla16_and15_7 = ((a >> 15) & 0x01) & ((b >> 7) & 0x01);
|
|
u_csamul_cla16_and0_8 = ((a >> 0) & 0x01) & ((b >> 8) & 0x01);
|
|
u_csamul_cla16_fa0_8_xor0 = ((u_csamul_cla16_and0_8 >> 0) & 0x01) ^ ((u_csamul_cla16_fa1_7_xor1 >> 0) & 0x01);
|
|
u_csamul_cla16_fa0_8_and0 = ((u_csamul_cla16_and0_8 >> 0) & 0x01) & ((u_csamul_cla16_fa1_7_xor1 >> 0) & 0x01);
|
|
u_csamul_cla16_fa0_8_xor1 = ((u_csamul_cla16_fa0_8_xor0 >> 0) & 0x01) ^ ((u_csamul_cla16_fa0_7_or0 >> 0) & 0x01);
|
|
u_csamul_cla16_fa0_8_and1 = ((u_csamul_cla16_fa0_8_xor0 >> 0) & 0x01) & ((u_csamul_cla16_fa0_7_or0 >> 0) & 0x01);
|
|
u_csamul_cla16_fa0_8_or0 = ((u_csamul_cla16_fa0_8_and0 >> 0) & 0x01) | ((u_csamul_cla16_fa0_8_and1 >> 0) & 0x01);
|
|
u_csamul_cla16_and1_8 = ((a >> 1) & 0x01) & ((b >> 8) & 0x01);
|
|
u_csamul_cla16_fa1_8_xor0 = ((u_csamul_cla16_and1_8 >> 0) & 0x01) ^ ((u_csamul_cla16_fa2_7_xor1 >> 0) & 0x01);
|
|
u_csamul_cla16_fa1_8_and0 = ((u_csamul_cla16_and1_8 >> 0) & 0x01) & ((u_csamul_cla16_fa2_7_xor1 >> 0) & 0x01);
|
|
u_csamul_cla16_fa1_8_xor1 = ((u_csamul_cla16_fa1_8_xor0 >> 0) & 0x01) ^ ((u_csamul_cla16_fa1_7_or0 >> 0) & 0x01);
|
|
u_csamul_cla16_fa1_8_and1 = ((u_csamul_cla16_fa1_8_xor0 >> 0) & 0x01) & ((u_csamul_cla16_fa1_7_or0 >> 0) & 0x01);
|
|
u_csamul_cla16_fa1_8_or0 = ((u_csamul_cla16_fa1_8_and0 >> 0) & 0x01) | ((u_csamul_cla16_fa1_8_and1 >> 0) & 0x01);
|
|
u_csamul_cla16_and2_8 = ((a >> 2) & 0x01) & ((b >> 8) & 0x01);
|
|
u_csamul_cla16_fa2_8_xor0 = ((u_csamul_cla16_and2_8 >> 0) & 0x01) ^ ((u_csamul_cla16_fa3_7_xor1 >> 0) & 0x01);
|
|
u_csamul_cla16_fa2_8_and0 = ((u_csamul_cla16_and2_8 >> 0) & 0x01) & ((u_csamul_cla16_fa3_7_xor1 >> 0) & 0x01);
|
|
u_csamul_cla16_fa2_8_xor1 = ((u_csamul_cla16_fa2_8_xor0 >> 0) & 0x01) ^ ((u_csamul_cla16_fa2_7_or0 >> 0) & 0x01);
|
|
u_csamul_cla16_fa2_8_and1 = ((u_csamul_cla16_fa2_8_xor0 >> 0) & 0x01) & ((u_csamul_cla16_fa2_7_or0 >> 0) & 0x01);
|
|
u_csamul_cla16_fa2_8_or0 = ((u_csamul_cla16_fa2_8_and0 >> 0) & 0x01) | ((u_csamul_cla16_fa2_8_and1 >> 0) & 0x01);
|
|
u_csamul_cla16_and3_8 = ((a >> 3) & 0x01) & ((b >> 8) & 0x01);
|
|
u_csamul_cla16_fa3_8_xor0 = ((u_csamul_cla16_and3_8 >> 0) & 0x01) ^ ((u_csamul_cla16_fa4_7_xor1 >> 0) & 0x01);
|
|
u_csamul_cla16_fa3_8_and0 = ((u_csamul_cla16_and3_8 >> 0) & 0x01) & ((u_csamul_cla16_fa4_7_xor1 >> 0) & 0x01);
|
|
u_csamul_cla16_fa3_8_xor1 = ((u_csamul_cla16_fa3_8_xor0 >> 0) & 0x01) ^ ((u_csamul_cla16_fa3_7_or0 >> 0) & 0x01);
|
|
u_csamul_cla16_fa3_8_and1 = ((u_csamul_cla16_fa3_8_xor0 >> 0) & 0x01) & ((u_csamul_cla16_fa3_7_or0 >> 0) & 0x01);
|
|
u_csamul_cla16_fa3_8_or0 = ((u_csamul_cla16_fa3_8_and0 >> 0) & 0x01) | ((u_csamul_cla16_fa3_8_and1 >> 0) & 0x01);
|
|
u_csamul_cla16_and4_8 = ((a >> 4) & 0x01) & ((b >> 8) & 0x01);
|
|
u_csamul_cla16_fa4_8_xor0 = ((u_csamul_cla16_and4_8 >> 0) & 0x01) ^ ((u_csamul_cla16_fa5_7_xor1 >> 0) & 0x01);
|
|
u_csamul_cla16_fa4_8_and0 = ((u_csamul_cla16_and4_8 >> 0) & 0x01) & ((u_csamul_cla16_fa5_7_xor1 >> 0) & 0x01);
|
|
u_csamul_cla16_fa4_8_xor1 = ((u_csamul_cla16_fa4_8_xor0 >> 0) & 0x01) ^ ((u_csamul_cla16_fa4_7_or0 >> 0) & 0x01);
|
|
u_csamul_cla16_fa4_8_and1 = ((u_csamul_cla16_fa4_8_xor0 >> 0) & 0x01) & ((u_csamul_cla16_fa4_7_or0 >> 0) & 0x01);
|
|
u_csamul_cla16_fa4_8_or0 = ((u_csamul_cla16_fa4_8_and0 >> 0) & 0x01) | ((u_csamul_cla16_fa4_8_and1 >> 0) & 0x01);
|
|
u_csamul_cla16_and5_8 = ((a >> 5) & 0x01) & ((b >> 8) & 0x01);
|
|
u_csamul_cla16_fa5_8_xor0 = ((u_csamul_cla16_and5_8 >> 0) & 0x01) ^ ((u_csamul_cla16_fa6_7_xor1 >> 0) & 0x01);
|
|
u_csamul_cla16_fa5_8_and0 = ((u_csamul_cla16_and5_8 >> 0) & 0x01) & ((u_csamul_cla16_fa6_7_xor1 >> 0) & 0x01);
|
|
u_csamul_cla16_fa5_8_xor1 = ((u_csamul_cla16_fa5_8_xor0 >> 0) & 0x01) ^ ((u_csamul_cla16_fa5_7_or0 >> 0) & 0x01);
|
|
u_csamul_cla16_fa5_8_and1 = ((u_csamul_cla16_fa5_8_xor0 >> 0) & 0x01) & ((u_csamul_cla16_fa5_7_or0 >> 0) & 0x01);
|
|
u_csamul_cla16_fa5_8_or0 = ((u_csamul_cla16_fa5_8_and0 >> 0) & 0x01) | ((u_csamul_cla16_fa5_8_and1 >> 0) & 0x01);
|
|
u_csamul_cla16_and6_8 = ((a >> 6) & 0x01) & ((b >> 8) & 0x01);
|
|
u_csamul_cla16_fa6_8_xor0 = ((u_csamul_cla16_and6_8 >> 0) & 0x01) ^ ((u_csamul_cla16_fa7_7_xor1 >> 0) & 0x01);
|
|
u_csamul_cla16_fa6_8_and0 = ((u_csamul_cla16_and6_8 >> 0) & 0x01) & ((u_csamul_cla16_fa7_7_xor1 >> 0) & 0x01);
|
|
u_csamul_cla16_fa6_8_xor1 = ((u_csamul_cla16_fa6_8_xor0 >> 0) & 0x01) ^ ((u_csamul_cla16_fa6_7_or0 >> 0) & 0x01);
|
|
u_csamul_cla16_fa6_8_and1 = ((u_csamul_cla16_fa6_8_xor0 >> 0) & 0x01) & ((u_csamul_cla16_fa6_7_or0 >> 0) & 0x01);
|
|
u_csamul_cla16_fa6_8_or0 = ((u_csamul_cla16_fa6_8_and0 >> 0) & 0x01) | ((u_csamul_cla16_fa6_8_and1 >> 0) & 0x01);
|
|
u_csamul_cla16_and7_8 = ((a >> 7) & 0x01) & ((b >> 8) & 0x01);
|
|
u_csamul_cla16_fa7_8_xor0 = ((u_csamul_cla16_and7_8 >> 0) & 0x01) ^ ((u_csamul_cla16_fa8_7_xor1 >> 0) & 0x01);
|
|
u_csamul_cla16_fa7_8_and0 = ((u_csamul_cla16_and7_8 >> 0) & 0x01) & ((u_csamul_cla16_fa8_7_xor1 >> 0) & 0x01);
|
|
u_csamul_cla16_fa7_8_xor1 = ((u_csamul_cla16_fa7_8_xor0 >> 0) & 0x01) ^ ((u_csamul_cla16_fa7_7_or0 >> 0) & 0x01);
|
|
u_csamul_cla16_fa7_8_and1 = ((u_csamul_cla16_fa7_8_xor0 >> 0) & 0x01) & ((u_csamul_cla16_fa7_7_or0 >> 0) & 0x01);
|
|
u_csamul_cla16_fa7_8_or0 = ((u_csamul_cla16_fa7_8_and0 >> 0) & 0x01) | ((u_csamul_cla16_fa7_8_and1 >> 0) & 0x01);
|
|
u_csamul_cla16_and8_8 = ((a >> 8) & 0x01) & ((b >> 8) & 0x01);
|
|
u_csamul_cla16_fa8_8_xor0 = ((u_csamul_cla16_and8_8 >> 0) & 0x01) ^ ((u_csamul_cla16_fa9_7_xor1 >> 0) & 0x01);
|
|
u_csamul_cla16_fa8_8_and0 = ((u_csamul_cla16_and8_8 >> 0) & 0x01) & ((u_csamul_cla16_fa9_7_xor1 >> 0) & 0x01);
|
|
u_csamul_cla16_fa8_8_xor1 = ((u_csamul_cla16_fa8_8_xor0 >> 0) & 0x01) ^ ((u_csamul_cla16_fa8_7_or0 >> 0) & 0x01);
|
|
u_csamul_cla16_fa8_8_and1 = ((u_csamul_cla16_fa8_8_xor0 >> 0) & 0x01) & ((u_csamul_cla16_fa8_7_or0 >> 0) & 0x01);
|
|
u_csamul_cla16_fa8_8_or0 = ((u_csamul_cla16_fa8_8_and0 >> 0) & 0x01) | ((u_csamul_cla16_fa8_8_and1 >> 0) & 0x01);
|
|
u_csamul_cla16_and9_8 = ((a >> 9) & 0x01) & ((b >> 8) & 0x01);
|
|
u_csamul_cla16_fa9_8_xor0 = ((u_csamul_cla16_and9_8 >> 0) & 0x01) ^ ((u_csamul_cla16_fa10_7_xor1 >> 0) & 0x01);
|
|
u_csamul_cla16_fa9_8_and0 = ((u_csamul_cla16_and9_8 >> 0) & 0x01) & ((u_csamul_cla16_fa10_7_xor1 >> 0) & 0x01);
|
|
u_csamul_cla16_fa9_8_xor1 = ((u_csamul_cla16_fa9_8_xor0 >> 0) & 0x01) ^ ((u_csamul_cla16_fa9_7_or0 >> 0) & 0x01);
|
|
u_csamul_cla16_fa9_8_and1 = ((u_csamul_cla16_fa9_8_xor0 >> 0) & 0x01) & ((u_csamul_cla16_fa9_7_or0 >> 0) & 0x01);
|
|
u_csamul_cla16_fa9_8_or0 = ((u_csamul_cla16_fa9_8_and0 >> 0) & 0x01) | ((u_csamul_cla16_fa9_8_and1 >> 0) & 0x01);
|
|
u_csamul_cla16_and10_8 = ((a >> 10) & 0x01) & ((b >> 8) & 0x01);
|
|
u_csamul_cla16_fa10_8_xor0 = ((u_csamul_cla16_and10_8 >> 0) & 0x01) ^ ((u_csamul_cla16_fa11_7_xor1 >> 0) & 0x01);
|
|
u_csamul_cla16_fa10_8_and0 = ((u_csamul_cla16_and10_8 >> 0) & 0x01) & ((u_csamul_cla16_fa11_7_xor1 >> 0) & 0x01);
|
|
u_csamul_cla16_fa10_8_xor1 = ((u_csamul_cla16_fa10_8_xor0 >> 0) & 0x01) ^ ((u_csamul_cla16_fa10_7_or0 >> 0) & 0x01);
|
|
u_csamul_cla16_fa10_8_and1 = ((u_csamul_cla16_fa10_8_xor0 >> 0) & 0x01) & ((u_csamul_cla16_fa10_7_or0 >> 0) & 0x01);
|
|
u_csamul_cla16_fa10_8_or0 = ((u_csamul_cla16_fa10_8_and0 >> 0) & 0x01) | ((u_csamul_cla16_fa10_8_and1 >> 0) & 0x01);
|
|
u_csamul_cla16_and11_8 = ((a >> 11) & 0x01) & ((b >> 8) & 0x01);
|
|
u_csamul_cla16_fa11_8_xor0 = ((u_csamul_cla16_and11_8 >> 0) & 0x01) ^ ((u_csamul_cla16_fa12_7_xor1 >> 0) & 0x01);
|
|
u_csamul_cla16_fa11_8_and0 = ((u_csamul_cla16_and11_8 >> 0) & 0x01) & ((u_csamul_cla16_fa12_7_xor1 >> 0) & 0x01);
|
|
u_csamul_cla16_fa11_8_xor1 = ((u_csamul_cla16_fa11_8_xor0 >> 0) & 0x01) ^ ((u_csamul_cla16_fa11_7_or0 >> 0) & 0x01);
|
|
u_csamul_cla16_fa11_8_and1 = ((u_csamul_cla16_fa11_8_xor0 >> 0) & 0x01) & ((u_csamul_cla16_fa11_7_or0 >> 0) & 0x01);
|
|
u_csamul_cla16_fa11_8_or0 = ((u_csamul_cla16_fa11_8_and0 >> 0) & 0x01) | ((u_csamul_cla16_fa11_8_and1 >> 0) & 0x01);
|
|
u_csamul_cla16_and12_8 = ((a >> 12) & 0x01) & ((b >> 8) & 0x01);
|
|
u_csamul_cla16_fa12_8_xor0 = ((u_csamul_cla16_and12_8 >> 0) & 0x01) ^ ((u_csamul_cla16_fa13_7_xor1 >> 0) & 0x01);
|
|
u_csamul_cla16_fa12_8_and0 = ((u_csamul_cla16_and12_8 >> 0) & 0x01) & ((u_csamul_cla16_fa13_7_xor1 >> 0) & 0x01);
|
|
u_csamul_cla16_fa12_8_xor1 = ((u_csamul_cla16_fa12_8_xor0 >> 0) & 0x01) ^ ((u_csamul_cla16_fa12_7_or0 >> 0) & 0x01);
|
|
u_csamul_cla16_fa12_8_and1 = ((u_csamul_cla16_fa12_8_xor0 >> 0) & 0x01) & ((u_csamul_cla16_fa12_7_or0 >> 0) & 0x01);
|
|
u_csamul_cla16_fa12_8_or0 = ((u_csamul_cla16_fa12_8_and0 >> 0) & 0x01) | ((u_csamul_cla16_fa12_8_and1 >> 0) & 0x01);
|
|
u_csamul_cla16_and13_8 = ((a >> 13) & 0x01) & ((b >> 8) & 0x01);
|
|
u_csamul_cla16_fa13_8_xor0 = ((u_csamul_cla16_and13_8 >> 0) & 0x01) ^ ((u_csamul_cla16_fa14_7_xor1 >> 0) & 0x01);
|
|
u_csamul_cla16_fa13_8_and0 = ((u_csamul_cla16_and13_8 >> 0) & 0x01) & ((u_csamul_cla16_fa14_7_xor1 >> 0) & 0x01);
|
|
u_csamul_cla16_fa13_8_xor1 = ((u_csamul_cla16_fa13_8_xor0 >> 0) & 0x01) ^ ((u_csamul_cla16_fa13_7_or0 >> 0) & 0x01);
|
|
u_csamul_cla16_fa13_8_and1 = ((u_csamul_cla16_fa13_8_xor0 >> 0) & 0x01) & ((u_csamul_cla16_fa13_7_or0 >> 0) & 0x01);
|
|
u_csamul_cla16_fa13_8_or0 = ((u_csamul_cla16_fa13_8_and0 >> 0) & 0x01) | ((u_csamul_cla16_fa13_8_and1 >> 0) & 0x01);
|
|
u_csamul_cla16_and14_8 = ((a >> 14) & 0x01) & ((b >> 8) & 0x01);
|
|
u_csamul_cla16_fa14_8_xor0 = ((u_csamul_cla16_and14_8 >> 0) & 0x01) ^ ((u_csamul_cla16_and15_7 >> 0) & 0x01);
|
|
u_csamul_cla16_fa14_8_and0 = ((u_csamul_cla16_and14_8 >> 0) & 0x01) & ((u_csamul_cla16_and15_7 >> 0) & 0x01);
|
|
u_csamul_cla16_fa14_8_xor1 = ((u_csamul_cla16_fa14_8_xor0 >> 0) & 0x01) ^ ((u_csamul_cla16_fa14_7_or0 >> 0) & 0x01);
|
|
u_csamul_cla16_fa14_8_and1 = ((u_csamul_cla16_fa14_8_xor0 >> 0) & 0x01) & ((u_csamul_cla16_fa14_7_or0 >> 0) & 0x01);
|
|
u_csamul_cla16_fa14_8_or0 = ((u_csamul_cla16_fa14_8_and0 >> 0) & 0x01) | ((u_csamul_cla16_fa14_8_and1 >> 0) & 0x01);
|
|
u_csamul_cla16_and15_8 = ((a >> 15) & 0x01) & ((b >> 8) & 0x01);
|
|
u_csamul_cla16_and0_9 = ((a >> 0) & 0x01) & ((b >> 9) & 0x01);
|
|
u_csamul_cla16_fa0_9_xor0 = ((u_csamul_cla16_and0_9 >> 0) & 0x01) ^ ((u_csamul_cla16_fa1_8_xor1 >> 0) & 0x01);
|
|
u_csamul_cla16_fa0_9_and0 = ((u_csamul_cla16_and0_9 >> 0) & 0x01) & ((u_csamul_cla16_fa1_8_xor1 >> 0) & 0x01);
|
|
u_csamul_cla16_fa0_9_xor1 = ((u_csamul_cla16_fa0_9_xor0 >> 0) & 0x01) ^ ((u_csamul_cla16_fa0_8_or0 >> 0) & 0x01);
|
|
u_csamul_cla16_fa0_9_and1 = ((u_csamul_cla16_fa0_9_xor0 >> 0) & 0x01) & ((u_csamul_cla16_fa0_8_or0 >> 0) & 0x01);
|
|
u_csamul_cla16_fa0_9_or0 = ((u_csamul_cla16_fa0_9_and0 >> 0) & 0x01) | ((u_csamul_cla16_fa0_9_and1 >> 0) & 0x01);
|
|
u_csamul_cla16_and1_9 = ((a >> 1) & 0x01) & ((b >> 9) & 0x01);
|
|
u_csamul_cla16_fa1_9_xor0 = ((u_csamul_cla16_and1_9 >> 0) & 0x01) ^ ((u_csamul_cla16_fa2_8_xor1 >> 0) & 0x01);
|
|
u_csamul_cla16_fa1_9_and0 = ((u_csamul_cla16_and1_9 >> 0) & 0x01) & ((u_csamul_cla16_fa2_8_xor1 >> 0) & 0x01);
|
|
u_csamul_cla16_fa1_9_xor1 = ((u_csamul_cla16_fa1_9_xor0 >> 0) & 0x01) ^ ((u_csamul_cla16_fa1_8_or0 >> 0) & 0x01);
|
|
u_csamul_cla16_fa1_9_and1 = ((u_csamul_cla16_fa1_9_xor0 >> 0) & 0x01) & ((u_csamul_cla16_fa1_8_or0 >> 0) & 0x01);
|
|
u_csamul_cla16_fa1_9_or0 = ((u_csamul_cla16_fa1_9_and0 >> 0) & 0x01) | ((u_csamul_cla16_fa1_9_and1 >> 0) & 0x01);
|
|
u_csamul_cla16_and2_9 = ((a >> 2) & 0x01) & ((b >> 9) & 0x01);
|
|
u_csamul_cla16_fa2_9_xor0 = ((u_csamul_cla16_and2_9 >> 0) & 0x01) ^ ((u_csamul_cla16_fa3_8_xor1 >> 0) & 0x01);
|
|
u_csamul_cla16_fa2_9_and0 = ((u_csamul_cla16_and2_9 >> 0) & 0x01) & ((u_csamul_cla16_fa3_8_xor1 >> 0) & 0x01);
|
|
u_csamul_cla16_fa2_9_xor1 = ((u_csamul_cla16_fa2_9_xor0 >> 0) & 0x01) ^ ((u_csamul_cla16_fa2_8_or0 >> 0) & 0x01);
|
|
u_csamul_cla16_fa2_9_and1 = ((u_csamul_cla16_fa2_9_xor0 >> 0) & 0x01) & ((u_csamul_cla16_fa2_8_or0 >> 0) & 0x01);
|
|
u_csamul_cla16_fa2_9_or0 = ((u_csamul_cla16_fa2_9_and0 >> 0) & 0x01) | ((u_csamul_cla16_fa2_9_and1 >> 0) & 0x01);
|
|
u_csamul_cla16_and3_9 = ((a >> 3) & 0x01) & ((b >> 9) & 0x01);
|
|
u_csamul_cla16_fa3_9_xor0 = ((u_csamul_cla16_and3_9 >> 0) & 0x01) ^ ((u_csamul_cla16_fa4_8_xor1 >> 0) & 0x01);
|
|
u_csamul_cla16_fa3_9_and0 = ((u_csamul_cla16_and3_9 >> 0) & 0x01) & ((u_csamul_cla16_fa4_8_xor1 >> 0) & 0x01);
|
|
u_csamul_cla16_fa3_9_xor1 = ((u_csamul_cla16_fa3_9_xor0 >> 0) & 0x01) ^ ((u_csamul_cla16_fa3_8_or0 >> 0) & 0x01);
|
|
u_csamul_cla16_fa3_9_and1 = ((u_csamul_cla16_fa3_9_xor0 >> 0) & 0x01) & ((u_csamul_cla16_fa3_8_or0 >> 0) & 0x01);
|
|
u_csamul_cla16_fa3_9_or0 = ((u_csamul_cla16_fa3_9_and0 >> 0) & 0x01) | ((u_csamul_cla16_fa3_9_and1 >> 0) & 0x01);
|
|
u_csamul_cla16_and4_9 = ((a >> 4) & 0x01) & ((b >> 9) & 0x01);
|
|
u_csamul_cla16_fa4_9_xor0 = ((u_csamul_cla16_and4_9 >> 0) & 0x01) ^ ((u_csamul_cla16_fa5_8_xor1 >> 0) & 0x01);
|
|
u_csamul_cla16_fa4_9_and0 = ((u_csamul_cla16_and4_9 >> 0) & 0x01) & ((u_csamul_cla16_fa5_8_xor1 >> 0) & 0x01);
|
|
u_csamul_cla16_fa4_9_xor1 = ((u_csamul_cla16_fa4_9_xor0 >> 0) & 0x01) ^ ((u_csamul_cla16_fa4_8_or0 >> 0) & 0x01);
|
|
u_csamul_cla16_fa4_9_and1 = ((u_csamul_cla16_fa4_9_xor0 >> 0) & 0x01) & ((u_csamul_cla16_fa4_8_or0 >> 0) & 0x01);
|
|
u_csamul_cla16_fa4_9_or0 = ((u_csamul_cla16_fa4_9_and0 >> 0) & 0x01) | ((u_csamul_cla16_fa4_9_and1 >> 0) & 0x01);
|
|
u_csamul_cla16_and5_9 = ((a >> 5) & 0x01) & ((b >> 9) & 0x01);
|
|
u_csamul_cla16_fa5_9_xor0 = ((u_csamul_cla16_and5_9 >> 0) & 0x01) ^ ((u_csamul_cla16_fa6_8_xor1 >> 0) & 0x01);
|
|
u_csamul_cla16_fa5_9_and0 = ((u_csamul_cla16_and5_9 >> 0) & 0x01) & ((u_csamul_cla16_fa6_8_xor1 >> 0) & 0x01);
|
|
u_csamul_cla16_fa5_9_xor1 = ((u_csamul_cla16_fa5_9_xor0 >> 0) & 0x01) ^ ((u_csamul_cla16_fa5_8_or0 >> 0) & 0x01);
|
|
u_csamul_cla16_fa5_9_and1 = ((u_csamul_cla16_fa5_9_xor0 >> 0) & 0x01) & ((u_csamul_cla16_fa5_8_or0 >> 0) & 0x01);
|
|
u_csamul_cla16_fa5_9_or0 = ((u_csamul_cla16_fa5_9_and0 >> 0) & 0x01) | ((u_csamul_cla16_fa5_9_and1 >> 0) & 0x01);
|
|
u_csamul_cla16_and6_9 = ((a >> 6) & 0x01) & ((b >> 9) & 0x01);
|
|
u_csamul_cla16_fa6_9_xor0 = ((u_csamul_cla16_and6_9 >> 0) & 0x01) ^ ((u_csamul_cla16_fa7_8_xor1 >> 0) & 0x01);
|
|
u_csamul_cla16_fa6_9_and0 = ((u_csamul_cla16_and6_9 >> 0) & 0x01) & ((u_csamul_cla16_fa7_8_xor1 >> 0) & 0x01);
|
|
u_csamul_cla16_fa6_9_xor1 = ((u_csamul_cla16_fa6_9_xor0 >> 0) & 0x01) ^ ((u_csamul_cla16_fa6_8_or0 >> 0) & 0x01);
|
|
u_csamul_cla16_fa6_9_and1 = ((u_csamul_cla16_fa6_9_xor0 >> 0) & 0x01) & ((u_csamul_cla16_fa6_8_or0 >> 0) & 0x01);
|
|
u_csamul_cla16_fa6_9_or0 = ((u_csamul_cla16_fa6_9_and0 >> 0) & 0x01) | ((u_csamul_cla16_fa6_9_and1 >> 0) & 0x01);
|
|
u_csamul_cla16_and7_9 = ((a >> 7) & 0x01) & ((b >> 9) & 0x01);
|
|
u_csamul_cla16_fa7_9_xor0 = ((u_csamul_cla16_and7_9 >> 0) & 0x01) ^ ((u_csamul_cla16_fa8_8_xor1 >> 0) & 0x01);
|
|
u_csamul_cla16_fa7_9_and0 = ((u_csamul_cla16_and7_9 >> 0) & 0x01) & ((u_csamul_cla16_fa8_8_xor1 >> 0) & 0x01);
|
|
u_csamul_cla16_fa7_9_xor1 = ((u_csamul_cla16_fa7_9_xor0 >> 0) & 0x01) ^ ((u_csamul_cla16_fa7_8_or0 >> 0) & 0x01);
|
|
u_csamul_cla16_fa7_9_and1 = ((u_csamul_cla16_fa7_9_xor0 >> 0) & 0x01) & ((u_csamul_cla16_fa7_8_or0 >> 0) & 0x01);
|
|
u_csamul_cla16_fa7_9_or0 = ((u_csamul_cla16_fa7_9_and0 >> 0) & 0x01) | ((u_csamul_cla16_fa7_9_and1 >> 0) & 0x01);
|
|
u_csamul_cla16_and8_9 = ((a >> 8) & 0x01) & ((b >> 9) & 0x01);
|
|
u_csamul_cla16_fa8_9_xor0 = ((u_csamul_cla16_and8_9 >> 0) & 0x01) ^ ((u_csamul_cla16_fa9_8_xor1 >> 0) & 0x01);
|
|
u_csamul_cla16_fa8_9_and0 = ((u_csamul_cla16_and8_9 >> 0) & 0x01) & ((u_csamul_cla16_fa9_8_xor1 >> 0) & 0x01);
|
|
u_csamul_cla16_fa8_9_xor1 = ((u_csamul_cla16_fa8_9_xor0 >> 0) & 0x01) ^ ((u_csamul_cla16_fa8_8_or0 >> 0) & 0x01);
|
|
u_csamul_cla16_fa8_9_and1 = ((u_csamul_cla16_fa8_9_xor0 >> 0) & 0x01) & ((u_csamul_cla16_fa8_8_or0 >> 0) & 0x01);
|
|
u_csamul_cla16_fa8_9_or0 = ((u_csamul_cla16_fa8_9_and0 >> 0) & 0x01) | ((u_csamul_cla16_fa8_9_and1 >> 0) & 0x01);
|
|
u_csamul_cla16_and9_9 = ((a >> 9) & 0x01) & ((b >> 9) & 0x01);
|
|
u_csamul_cla16_fa9_9_xor0 = ((u_csamul_cla16_and9_9 >> 0) & 0x01) ^ ((u_csamul_cla16_fa10_8_xor1 >> 0) & 0x01);
|
|
u_csamul_cla16_fa9_9_and0 = ((u_csamul_cla16_and9_9 >> 0) & 0x01) & ((u_csamul_cla16_fa10_8_xor1 >> 0) & 0x01);
|
|
u_csamul_cla16_fa9_9_xor1 = ((u_csamul_cla16_fa9_9_xor0 >> 0) & 0x01) ^ ((u_csamul_cla16_fa9_8_or0 >> 0) & 0x01);
|
|
u_csamul_cla16_fa9_9_and1 = ((u_csamul_cla16_fa9_9_xor0 >> 0) & 0x01) & ((u_csamul_cla16_fa9_8_or0 >> 0) & 0x01);
|
|
u_csamul_cla16_fa9_9_or0 = ((u_csamul_cla16_fa9_9_and0 >> 0) & 0x01) | ((u_csamul_cla16_fa9_9_and1 >> 0) & 0x01);
|
|
u_csamul_cla16_and10_9 = ((a >> 10) & 0x01) & ((b >> 9) & 0x01);
|
|
u_csamul_cla16_fa10_9_xor0 = ((u_csamul_cla16_and10_9 >> 0) & 0x01) ^ ((u_csamul_cla16_fa11_8_xor1 >> 0) & 0x01);
|
|
u_csamul_cla16_fa10_9_and0 = ((u_csamul_cla16_and10_9 >> 0) & 0x01) & ((u_csamul_cla16_fa11_8_xor1 >> 0) & 0x01);
|
|
u_csamul_cla16_fa10_9_xor1 = ((u_csamul_cla16_fa10_9_xor0 >> 0) & 0x01) ^ ((u_csamul_cla16_fa10_8_or0 >> 0) & 0x01);
|
|
u_csamul_cla16_fa10_9_and1 = ((u_csamul_cla16_fa10_9_xor0 >> 0) & 0x01) & ((u_csamul_cla16_fa10_8_or0 >> 0) & 0x01);
|
|
u_csamul_cla16_fa10_9_or0 = ((u_csamul_cla16_fa10_9_and0 >> 0) & 0x01) | ((u_csamul_cla16_fa10_9_and1 >> 0) & 0x01);
|
|
u_csamul_cla16_and11_9 = ((a >> 11) & 0x01) & ((b >> 9) & 0x01);
|
|
u_csamul_cla16_fa11_9_xor0 = ((u_csamul_cla16_and11_9 >> 0) & 0x01) ^ ((u_csamul_cla16_fa12_8_xor1 >> 0) & 0x01);
|
|
u_csamul_cla16_fa11_9_and0 = ((u_csamul_cla16_and11_9 >> 0) & 0x01) & ((u_csamul_cla16_fa12_8_xor1 >> 0) & 0x01);
|
|
u_csamul_cla16_fa11_9_xor1 = ((u_csamul_cla16_fa11_9_xor0 >> 0) & 0x01) ^ ((u_csamul_cla16_fa11_8_or0 >> 0) & 0x01);
|
|
u_csamul_cla16_fa11_9_and1 = ((u_csamul_cla16_fa11_9_xor0 >> 0) & 0x01) & ((u_csamul_cla16_fa11_8_or0 >> 0) & 0x01);
|
|
u_csamul_cla16_fa11_9_or0 = ((u_csamul_cla16_fa11_9_and0 >> 0) & 0x01) | ((u_csamul_cla16_fa11_9_and1 >> 0) & 0x01);
|
|
u_csamul_cla16_and12_9 = ((a >> 12) & 0x01) & ((b >> 9) & 0x01);
|
|
u_csamul_cla16_fa12_9_xor0 = ((u_csamul_cla16_and12_9 >> 0) & 0x01) ^ ((u_csamul_cla16_fa13_8_xor1 >> 0) & 0x01);
|
|
u_csamul_cla16_fa12_9_and0 = ((u_csamul_cla16_and12_9 >> 0) & 0x01) & ((u_csamul_cla16_fa13_8_xor1 >> 0) & 0x01);
|
|
u_csamul_cla16_fa12_9_xor1 = ((u_csamul_cla16_fa12_9_xor0 >> 0) & 0x01) ^ ((u_csamul_cla16_fa12_8_or0 >> 0) & 0x01);
|
|
u_csamul_cla16_fa12_9_and1 = ((u_csamul_cla16_fa12_9_xor0 >> 0) & 0x01) & ((u_csamul_cla16_fa12_8_or0 >> 0) & 0x01);
|
|
u_csamul_cla16_fa12_9_or0 = ((u_csamul_cla16_fa12_9_and0 >> 0) & 0x01) | ((u_csamul_cla16_fa12_9_and1 >> 0) & 0x01);
|
|
u_csamul_cla16_and13_9 = ((a >> 13) & 0x01) & ((b >> 9) & 0x01);
|
|
u_csamul_cla16_fa13_9_xor0 = ((u_csamul_cla16_and13_9 >> 0) & 0x01) ^ ((u_csamul_cla16_fa14_8_xor1 >> 0) & 0x01);
|
|
u_csamul_cla16_fa13_9_and0 = ((u_csamul_cla16_and13_9 >> 0) & 0x01) & ((u_csamul_cla16_fa14_8_xor1 >> 0) & 0x01);
|
|
u_csamul_cla16_fa13_9_xor1 = ((u_csamul_cla16_fa13_9_xor0 >> 0) & 0x01) ^ ((u_csamul_cla16_fa13_8_or0 >> 0) & 0x01);
|
|
u_csamul_cla16_fa13_9_and1 = ((u_csamul_cla16_fa13_9_xor0 >> 0) & 0x01) & ((u_csamul_cla16_fa13_8_or0 >> 0) & 0x01);
|
|
u_csamul_cla16_fa13_9_or0 = ((u_csamul_cla16_fa13_9_and0 >> 0) & 0x01) | ((u_csamul_cla16_fa13_9_and1 >> 0) & 0x01);
|
|
u_csamul_cla16_and14_9 = ((a >> 14) & 0x01) & ((b >> 9) & 0x01);
|
|
u_csamul_cla16_fa14_9_xor0 = ((u_csamul_cla16_and14_9 >> 0) & 0x01) ^ ((u_csamul_cla16_and15_8 >> 0) & 0x01);
|
|
u_csamul_cla16_fa14_9_and0 = ((u_csamul_cla16_and14_9 >> 0) & 0x01) & ((u_csamul_cla16_and15_8 >> 0) & 0x01);
|
|
u_csamul_cla16_fa14_9_xor1 = ((u_csamul_cla16_fa14_9_xor0 >> 0) & 0x01) ^ ((u_csamul_cla16_fa14_8_or0 >> 0) & 0x01);
|
|
u_csamul_cla16_fa14_9_and1 = ((u_csamul_cla16_fa14_9_xor0 >> 0) & 0x01) & ((u_csamul_cla16_fa14_8_or0 >> 0) & 0x01);
|
|
u_csamul_cla16_fa14_9_or0 = ((u_csamul_cla16_fa14_9_and0 >> 0) & 0x01) | ((u_csamul_cla16_fa14_9_and1 >> 0) & 0x01);
|
|
u_csamul_cla16_and15_9 = ((a >> 15) & 0x01) & ((b >> 9) & 0x01);
|
|
u_csamul_cla16_and0_10 = ((a >> 0) & 0x01) & ((b >> 10) & 0x01);
|
|
u_csamul_cla16_fa0_10_xor0 = ((u_csamul_cla16_and0_10 >> 0) & 0x01) ^ ((u_csamul_cla16_fa1_9_xor1 >> 0) & 0x01);
|
|
u_csamul_cla16_fa0_10_and0 = ((u_csamul_cla16_and0_10 >> 0) & 0x01) & ((u_csamul_cla16_fa1_9_xor1 >> 0) & 0x01);
|
|
u_csamul_cla16_fa0_10_xor1 = ((u_csamul_cla16_fa0_10_xor0 >> 0) & 0x01) ^ ((u_csamul_cla16_fa0_9_or0 >> 0) & 0x01);
|
|
u_csamul_cla16_fa0_10_and1 = ((u_csamul_cla16_fa0_10_xor0 >> 0) & 0x01) & ((u_csamul_cla16_fa0_9_or0 >> 0) & 0x01);
|
|
u_csamul_cla16_fa0_10_or0 = ((u_csamul_cla16_fa0_10_and0 >> 0) & 0x01) | ((u_csamul_cla16_fa0_10_and1 >> 0) & 0x01);
|
|
u_csamul_cla16_and1_10 = ((a >> 1) & 0x01) & ((b >> 10) & 0x01);
|
|
u_csamul_cla16_fa1_10_xor0 = ((u_csamul_cla16_and1_10 >> 0) & 0x01) ^ ((u_csamul_cla16_fa2_9_xor1 >> 0) & 0x01);
|
|
u_csamul_cla16_fa1_10_and0 = ((u_csamul_cla16_and1_10 >> 0) & 0x01) & ((u_csamul_cla16_fa2_9_xor1 >> 0) & 0x01);
|
|
u_csamul_cla16_fa1_10_xor1 = ((u_csamul_cla16_fa1_10_xor0 >> 0) & 0x01) ^ ((u_csamul_cla16_fa1_9_or0 >> 0) & 0x01);
|
|
u_csamul_cla16_fa1_10_and1 = ((u_csamul_cla16_fa1_10_xor0 >> 0) & 0x01) & ((u_csamul_cla16_fa1_9_or0 >> 0) & 0x01);
|
|
u_csamul_cla16_fa1_10_or0 = ((u_csamul_cla16_fa1_10_and0 >> 0) & 0x01) | ((u_csamul_cla16_fa1_10_and1 >> 0) & 0x01);
|
|
u_csamul_cla16_and2_10 = ((a >> 2) & 0x01) & ((b >> 10) & 0x01);
|
|
u_csamul_cla16_fa2_10_xor0 = ((u_csamul_cla16_and2_10 >> 0) & 0x01) ^ ((u_csamul_cla16_fa3_9_xor1 >> 0) & 0x01);
|
|
u_csamul_cla16_fa2_10_and0 = ((u_csamul_cla16_and2_10 >> 0) & 0x01) & ((u_csamul_cla16_fa3_9_xor1 >> 0) & 0x01);
|
|
u_csamul_cla16_fa2_10_xor1 = ((u_csamul_cla16_fa2_10_xor0 >> 0) & 0x01) ^ ((u_csamul_cla16_fa2_9_or0 >> 0) & 0x01);
|
|
u_csamul_cla16_fa2_10_and1 = ((u_csamul_cla16_fa2_10_xor0 >> 0) & 0x01) & ((u_csamul_cla16_fa2_9_or0 >> 0) & 0x01);
|
|
u_csamul_cla16_fa2_10_or0 = ((u_csamul_cla16_fa2_10_and0 >> 0) & 0x01) | ((u_csamul_cla16_fa2_10_and1 >> 0) & 0x01);
|
|
u_csamul_cla16_and3_10 = ((a >> 3) & 0x01) & ((b >> 10) & 0x01);
|
|
u_csamul_cla16_fa3_10_xor0 = ((u_csamul_cla16_and3_10 >> 0) & 0x01) ^ ((u_csamul_cla16_fa4_9_xor1 >> 0) & 0x01);
|
|
u_csamul_cla16_fa3_10_and0 = ((u_csamul_cla16_and3_10 >> 0) & 0x01) & ((u_csamul_cla16_fa4_9_xor1 >> 0) & 0x01);
|
|
u_csamul_cla16_fa3_10_xor1 = ((u_csamul_cla16_fa3_10_xor0 >> 0) & 0x01) ^ ((u_csamul_cla16_fa3_9_or0 >> 0) & 0x01);
|
|
u_csamul_cla16_fa3_10_and1 = ((u_csamul_cla16_fa3_10_xor0 >> 0) & 0x01) & ((u_csamul_cla16_fa3_9_or0 >> 0) & 0x01);
|
|
u_csamul_cla16_fa3_10_or0 = ((u_csamul_cla16_fa3_10_and0 >> 0) & 0x01) | ((u_csamul_cla16_fa3_10_and1 >> 0) & 0x01);
|
|
u_csamul_cla16_and4_10 = ((a >> 4) & 0x01) & ((b >> 10) & 0x01);
|
|
u_csamul_cla16_fa4_10_xor0 = ((u_csamul_cla16_and4_10 >> 0) & 0x01) ^ ((u_csamul_cla16_fa5_9_xor1 >> 0) & 0x01);
|
|
u_csamul_cla16_fa4_10_and0 = ((u_csamul_cla16_and4_10 >> 0) & 0x01) & ((u_csamul_cla16_fa5_9_xor1 >> 0) & 0x01);
|
|
u_csamul_cla16_fa4_10_xor1 = ((u_csamul_cla16_fa4_10_xor0 >> 0) & 0x01) ^ ((u_csamul_cla16_fa4_9_or0 >> 0) & 0x01);
|
|
u_csamul_cla16_fa4_10_and1 = ((u_csamul_cla16_fa4_10_xor0 >> 0) & 0x01) & ((u_csamul_cla16_fa4_9_or0 >> 0) & 0x01);
|
|
u_csamul_cla16_fa4_10_or0 = ((u_csamul_cla16_fa4_10_and0 >> 0) & 0x01) | ((u_csamul_cla16_fa4_10_and1 >> 0) & 0x01);
|
|
u_csamul_cla16_and5_10 = ((a >> 5) & 0x01) & ((b >> 10) & 0x01);
|
|
u_csamul_cla16_fa5_10_xor0 = ((u_csamul_cla16_and5_10 >> 0) & 0x01) ^ ((u_csamul_cla16_fa6_9_xor1 >> 0) & 0x01);
|
|
u_csamul_cla16_fa5_10_and0 = ((u_csamul_cla16_and5_10 >> 0) & 0x01) & ((u_csamul_cla16_fa6_9_xor1 >> 0) & 0x01);
|
|
u_csamul_cla16_fa5_10_xor1 = ((u_csamul_cla16_fa5_10_xor0 >> 0) & 0x01) ^ ((u_csamul_cla16_fa5_9_or0 >> 0) & 0x01);
|
|
u_csamul_cla16_fa5_10_and1 = ((u_csamul_cla16_fa5_10_xor0 >> 0) & 0x01) & ((u_csamul_cla16_fa5_9_or0 >> 0) & 0x01);
|
|
u_csamul_cla16_fa5_10_or0 = ((u_csamul_cla16_fa5_10_and0 >> 0) & 0x01) | ((u_csamul_cla16_fa5_10_and1 >> 0) & 0x01);
|
|
u_csamul_cla16_and6_10 = ((a >> 6) & 0x01) & ((b >> 10) & 0x01);
|
|
u_csamul_cla16_fa6_10_xor0 = ((u_csamul_cla16_and6_10 >> 0) & 0x01) ^ ((u_csamul_cla16_fa7_9_xor1 >> 0) & 0x01);
|
|
u_csamul_cla16_fa6_10_and0 = ((u_csamul_cla16_and6_10 >> 0) & 0x01) & ((u_csamul_cla16_fa7_9_xor1 >> 0) & 0x01);
|
|
u_csamul_cla16_fa6_10_xor1 = ((u_csamul_cla16_fa6_10_xor0 >> 0) & 0x01) ^ ((u_csamul_cla16_fa6_9_or0 >> 0) & 0x01);
|
|
u_csamul_cla16_fa6_10_and1 = ((u_csamul_cla16_fa6_10_xor0 >> 0) & 0x01) & ((u_csamul_cla16_fa6_9_or0 >> 0) & 0x01);
|
|
u_csamul_cla16_fa6_10_or0 = ((u_csamul_cla16_fa6_10_and0 >> 0) & 0x01) | ((u_csamul_cla16_fa6_10_and1 >> 0) & 0x01);
|
|
u_csamul_cla16_and7_10 = ((a >> 7) & 0x01) & ((b >> 10) & 0x01);
|
|
u_csamul_cla16_fa7_10_xor0 = ((u_csamul_cla16_and7_10 >> 0) & 0x01) ^ ((u_csamul_cla16_fa8_9_xor1 >> 0) & 0x01);
|
|
u_csamul_cla16_fa7_10_and0 = ((u_csamul_cla16_and7_10 >> 0) & 0x01) & ((u_csamul_cla16_fa8_9_xor1 >> 0) & 0x01);
|
|
u_csamul_cla16_fa7_10_xor1 = ((u_csamul_cla16_fa7_10_xor0 >> 0) & 0x01) ^ ((u_csamul_cla16_fa7_9_or0 >> 0) & 0x01);
|
|
u_csamul_cla16_fa7_10_and1 = ((u_csamul_cla16_fa7_10_xor0 >> 0) & 0x01) & ((u_csamul_cla16_fa7_9_or0 >> 0) & 0x01);
|
|
u_csamul_cla16_fa7_10_or0 = ((u_csamul_cla16_fa7_10_and0 >> 0) & 0x01) | ((u_csamul_cla16_fa7_10_and1 >> 0) & 0x01);
|
|
u_csamul_cla16_and8_10 = ((a >> 8) & 0x01) & ((b >> 10) & 0x01);
|
|
u_csamul_cla16_fa8_10_xor0 = ((u_csamul_cla16_and8_10 >> 0) & 0x01) ^ ((u_csamul_cla16_fa9_9_xor1 >> 0) & 0x01);
|
|
u_csamul_cla16_fa8_10_and0 = ((u_csamul_cla16_and8_10 >> 0) & 0x01) & ((u_csamul_cla16_fa9_9_xor1 >> 0) & 0x01);
|
|
u_csamul_cla16_fa8_10_xor1 = ((u_csamul_cla16_fa8_10_xor0 >> 0) & 0x01) ^ ((u_csamul_cla16_fa8_9_or0 >> 0) & 0x01);
|
|
u_csamul_cla16_fa8_10_and1 = ((u_csamul_cla16_fa8_10_xor0 >> 0) & 0x01) & ((u_csamul_cla16_fa8_9_or0 >> 0) & 0x01);
|
|
u_csamul_cla16_fa8_10_or0 = ((u_csamul_cla16_fa8_10_and0 >> 0) & 0x01) | ((u_csamul_cla16_fa8_10_and1 >> 0) & 0x01);
|
|
u_csamul_cla16_and9_10 = ((a >> 9) & 0x01) & ((b >> 10) & 0x01);
|
|
u_csamul_cla16_fa9_10_xor0 = ((u_csamul_cla16_and9_10 >> 0) & 0x01) ^ ((u_csamul_cla16_fa10_9_xor1 >> 0) & 0x01);
|
|
u_csamul_cla16_fa9_10_and0 = ((u_csamul_cla16_and9_10 >> 0) & 0x01) & ((u_csamul_cla16_fa10_9_xor1 >> 0) & 0x01);
|
|
u_csamul_cla16_fa9_10_xor1 = ((u_csamul_cla16_fa9_10_xor0 >> 0) & 0x01) ^ ((u_csamul_cla16_fa9_9_or0 >> 0) & 0x01);
|
|
u_csamul_cla16_fa9_10_and1 = ((u_csamul_cla16_fa9_10_xor0 >> 0) & 0x01) & ((u_csamul_cla16_fa9_9_or0 >> 0) & 0x01);
|
|
u_csamul_cla16_fa9_10_or0 = ((u_csamul_cla16_fa9_10_and0 >> 0) & 0x01) | ((u_csamul_cla16_fa9_10_and1 >> 0) & 0x01);
|
|
u_csamul_cla16_and10_10 = ((a >> 10) & 0x01) & ((b >> 10) & 0x01);
|
|
u_csamul_cla16_fa10_10_xor0 = ((u_csamul_cla16_and10_10 >> 0) & 0x01) ^ ((u_csamul_cla16_fa11_9_xor1 >> 0) & 0x01);
|
|
u_csamul_cla16_fa10_10_and0 = ((u_csamul_cla16_and10_10 >> 0) & 0x01) & ((u_csamul_cla16_fa11_9_xor1 >> 0) & 0x01);
|
|
u_csamul_cla16_fa10_10_xor1 = ((u_csamul_cla16_fa10_10_xor0 >> 0) & 0x01) ^ ((u_csamul_cla16_fa10_9_or0 >> 0) & 0x01);
|
|
u_csamul_cla16_fa10_10_and1 = ((u_csamul_cla16_fa10_10_xor0 >> 0) & 0x01) & ((u_csamul_cla16_fa10_9_or0 >> 0) & 0x01);
|
|
u_csamul_cla16_fa10_10_or0 = ((u_csamul_cla16_fa10_10_and0 >> 0) & 0x01) | ((u_csamul_cla16_fa10_10_and1 >> 0) & 0x01);
|
|
u_csamul_cla16_and11_10 = ((a >> 11) & 0x01) & ((b >> 10) & 0x01);
|
|
u_csamul_cla16_fa11_10_xor0 = ((u_csamul_cla16_and11_10 >> 0) & 0x01) ^ ((u_csamul_cla16_fa12_9_xor1 >> 0) & 0x01);
|
|
u_csamul_cla16_fa11_10_and0 = ((u_csamul_cla16_and11_10 >> 0) & 0x01) & ((u_csamul_cla16_fa12_9_xor1 >> 0) & 0x01);
|
|
u_csamul_cla16_fa11_10_xor1 = ((u_csamul_cla16_fa11_10_xor0 >> 0) & 0x01) ^ ((u_csamul_cla16_fa11_9_or0 >> 0) & 0x01);
|
|
u_csamul_cla16_fa11_10_and1 = ((u_csamul_cla16_fa11_10_xor0 >> 0) & 0x01) & ((u_csamul_cla16_fa11_9_or0 >> 0) & 0x01);
|
|
u_csamul_cla16_fa11_10_or0 = ((u_csamul_cla16_fa11_10_and0 >> 0) & 0x01) | ((u_csamul_cla16_fa11_10_and1 >> 0) & 0x01);
|
|
u_csamul_cla16_and12_10 = ((a >> 12) & 0x01) & ((b >> 10) & 0x01);
|
|
u_csamul_cla16_fa12_10_xor0 = ((u_csamul_cla16_and12_10 >> 0) & 0x01) ^ ((u_csamul_cla16_fa13_9_xor1 >> 0) & 0x01);
|
|
u_csamul_cla16_fa12_10_and0 = ((u_csamul_cla16_and12_10 >> 0) & 0x01) & ((u_csamul_cla16_fa13_9_xor1 >> 0) & 0x01);
|
|
u_csamul_cla16_fa12_10_xor1 = ((u_csamul_cla16_fa12_10_xor0 >> 0) & 0x01) ^ ((u_csamul_cla16_fa12_9_or0 >> 0) & 0x01);
|
|
u_csamul_cla16_fa12_10_and1 = ((u_csamul_cla16_fa12_10_xor0 >> 0) & 0x01) & ((u_csamul_cla16_fa12_9_or0 >> 0) & 0x01);
|
|
u_csamul_cla16_fa12_10_or0 = ((u_csamul_cla16_fa12_10_and0 >> 0) & 0x01) | ((u_csamul_cla16_fa12_10_and1 >> 0) & 0x01);
|
|
u_csamul_cla16_and13_10 = ((a >> 13) & 0x01) & ((b >> 10) & 0x01);
|
|
u_csamul_cla16_fa13_10_xor0 = ((u_csamul_cla16_and13_10 >> 0) & 0x01) ^ ((u_csamul_cla16_fa14_9_xor1 >> 0) & 0x01);
|
|
u_csamul_cla16_fa13_10_and0 = ((u_csamul_cla16_and13_10 >> 0) & 0x01) & ((u_csamul_cla16_fa14_9_xor1 >> 0) & 0x01);
|
|
u_csamul_cla16_fa13_10_xor1 = ((u_csamul_cla16_fa13_10_xor0 >> 0) & 0x01) ^ ((u_csamul_cla16_fa13_9_or0 >> 0) & 0x01);
|
|
u_csamul_cla16_fa13_10_and1 = ((u_csamul_cla16_fa13_10_xor0 >> 0) & 0x01) & ((u_csamul_cla16_fa13_9_or0 >> 0) & 0x01);
|
|
u_csamul_cla16_fa13_10_or0 = ((u_csamul_cla16_fa13_10_and0 >> 0) & 0x01) | ((u_csamul_cla16_fa13_10_and1 >> 0) & 0x01);
|
|
u_csamul_cla16_and14_10 = ((a >> 14) & 0x01) & ((b >> 10) & 0x01);
|
|
u_csamul_cla16_fa14_10_xor0 = ((u_csamul_cla16_and14_10 >> 0) & 0x01) ^ ((u_csamul_cla16_and15_9 >> 0) & 0x01);
|
|
u_csamul_cla16_fa14_10_and0 = ((u_csamul_cla16_and14_10 >> 0) & 0x01) & ((u_csamul_cla16_and15_9 >> 0) & 0x01);
|
|
u_csamul_cla16_fa14_10_xor1 = ((u_csamul_cla16_fa14_10_xor0 >> 0) & 0x01) ^ ((u_csamul_cla16_fa14_9_or0 >> 0) & 0x01);
|
|
u_csamul_cla16_fa14_10_and1 = ((u_csamul_cla16_fa14_10_xor0 >> 0) & 0x01) & ((u_csamul_cla16_fa14_9_or0 >> 0) & 0x01);
|
|
u_csamul_cla16_fa14_10_or0 = ((u_csamul_cla16_fa14_10_and0 >> 0) & 0x01) | ((u_csamul_cla16_fa14_10_and1 >> 0) & 0x01);
|
|
u_csamul_cla16_and15_10 = ((a >> 15) & 0x01) & ((b >> 10) & 0x01);
|
|
u_csamul_cla16_and0_11 = ((a >> 0) & 0x01) & ((b >> 11) & 0x01);
|
|
u_csamul_cla16_fa0_11_xor0 = ((u_csamul_cla16_and0_11 >> 0) & 0x01) ^ ((u_csamul_cla16_fa1_10_xor1 >> 0) & 0x01);
|
|
u_csamul_cla16_fa0_11_and0 = ((u_csamul_cla16_and0_11 >> 0) & 0x01) & ((u_csamul_cla16_fa1_10_xor1 >> 0) & 0x01);
|
|
u_csamul_cla16_fa0_11_xor1 = ((u_csamul_cla16_fa0_11_xor0 >> 0) & 0x01) ^ ((u_csamul_cla16_fa0_10_or0 >> 0) & 0x01);
|
|
u_csamul_cla16_fa0_11_and1 = ((u_csamul_cla16_fa0_11_xor0 >> 0) & 0x01) & ((u_csamul_cla16_fa0_10_or0 >> 0) & 0x01);
|
|
u_csamul_cla16_fa0_11_or0 = ((u_csamul_cla16_fa0_11_and0 >> 0) & 0x01) | ((u_csamul_cla16_fa0_11_and1 >> 0) & 0x01);
|
|
u_csamul_cla16_and1_11 = ((a >> 1) & 0x01) & ((b >> 11) & 0x01);
|
|
u_csamul_cla16_fa1_11_xor0 = ((u_csamul_cla16_and1_11 >> 0) & 0x01) ^ ((u_csamul_cla16_fa2_10_xor1 >> 0) & 0x01);
|
|
u_csamul_cla16_fa1_11_and0 = ((u_csamul_cla16_and1_11 >> 0) & 0x01) & ((u_csamul_cla16_fa2_10_xor1 >> 0) & 0x01);
|
|
u_csamul_cla16_fa1_11_xor1 = ((u_csamul_cla16_fa1_11_xor0 >> 0) & 0x01) ^ ((u_csamul_cla16_fa1_10_or0 >> 0) & 0x01);
|
|
u_csamul_cla16_fa1_11_and1 = ((u_csamul_cla16_fa1_11_xor0 >> 0) & 0x01) & ((u_csamul_cla16_fa1_10_or0 >> 0) & 0x01);
|
|
u_csamul_cla16_fa1_11_or0 = ((u_csamul_cla16_fa1_11_and0 >> 0) & 0x01) | ((u_csamul_cla16_fa1_11_and1 >> 0) & 0x01);
|
|
u_csamul_cla16_and2_11 = ((a >> 2) & 0x01) & ((b >> 11) & 0x01);
|
|
u_csamul_cla16_fa2_11_xor0 = ((u_csamul_cla16_and2_11 >> 0) & 0x01) ^ ((u_csamul_cla16_fa3_10_xor1 >> 0) & 0x01);
|
|
u_csamul_cla16_fa2_11_and0 = ((u_csamul_cla16_and2_11 >> 0) & 0x01) & ((u_csamul_cla16_fa3_10_xor1 >> 0) & 0x01);
|
|
u_csamul_cla16_fa2_11_xor1 = ((u_csamul_cla16_fa2_11_xor0 >> 0) & 0x01) ^ ((u_csamul_cla16_fa2_10_or0 >> 0) & 0x01);
|
|
u_csamul_cla16_fa2_11_and1 = ((u_csamul_cla16_fa2_11_xor0 >> 0) & 0x01) & ((u_csamul_cla16_fa2_10_or0 >> 0) & 0x01);
|
|
u_csamul_cla16_fa2_11_or0 = ((u_csamul_cla16_fa2_11_and0 >> 0) & 0x01) | ((u_csamul_cla16_fa2_11_and1 >> 0) & 0x01);
|
|
u_csamul_cla16_and3_11 = ((a >> 3) & 0x01) & ((b >> 11) & 0x01);
|
|
u_csamul_cla16_fa3_11_xor0 = ((u_csamul_cla16_and3_11 >> 0) & 0x01) ^ ((u_csamul_cla16_fa4_10_xor1 >> 0) & 0x01);
|
|
u_csamul_cla16_fa3_11_and0 = ((u_csamul_cla16_and3_11 >> 0) & 0x01) & ((u_csamul_cla16_fa4_10_xor1 >> 0) & 0x01);
|
|
u_csamul_cla16_fa3_11_xor1 = ((u_csamul_cla16_fa3_11_xor0 >> 0) & 0x01) ^ ((u_csamul_cla16_fa3_10_or0 >> 0) & 0x01);
|
|
u_csamul_cla16_fa3_11_and1 = ((u_csamul_cla16_fa3_11_xor0 >> 0) & 0x01) & ((u_csamul_cla16_fa3_10_or0 >> 0) & 0x01);
|
|
u_csamul_cla16_fa3_11_or0 = ((u_csamul_cla16_fa3_11_and0 >> 0) & 0x01) | ((u_csamul_cla16_fa3_11_and1 >> 0) & 0x01);
|
|
u_csamul_cla16_and4_11 = ((a >> 4) & 0x01) & ((b >> 11) & 0x01);
|
|
u_csamul_cla16_fa4_11_xor0 = ((u_csamul_cla16_and4_11 >> 0) & 0x01) ^ ((u_csamul_cla16_fa5_10_xor1 >> 0) & 0x01);
|
|
u_csamul_cla16_fa4_11_and0 = ((u_csamul_cla16_and4_11 >> 0) & 0x01) & ((u_csamul_cla16_fa5_10_xor1 >> 0) & 0x01);
|
|
u_csamul_cla16_fa4_11_xor1 = ((u_csamul_cla16_fa4_11_xor0 >> 0) & 0x01) ^ ((u_csamul_cla16_fa4_10_or0 >> 0) & 0x01);
|
|
u_csamul_cla16_fa4_11_and1 = ((u_csamul_cla16_fa4_11_xor0 >> 0) & 0x01) & ((u_csamul_cla16_fa4_10_or0 >> 0) & 0x01);
|
|
u_csamul_cla16_fa4_11_or0 = ((u_csamul_cla16_fa4_11_and0 >> 0) & 0x01) | ((u_csamul_cla16_fa4_11_and1 >> 0) & 0x01);
|
|
u_csamul_cla16_and5_11 = ((a >> 5) & 0x01) & ((b >> 11) & 0x01);
|
|
u_csamul_cla16_fa5_11_xor0 = ((u_csamul_cla16_and5_11 >> 0) & 0x01) ^ ((u_csamul_cla16_fa6_10_xor1 >> 0) & 0x01);
|
|
u_csamul_cla16_fa5_11_and0 = ((u_csamul_cla16_and5_11 >> 0) & 0x01) & ((u_csamul_cla16_fa6_10_xor1 >> 0) & 0x01);
|
|
u_csamul_cla16_fa5_11_xor1 = ((u_csamul_cla16_fa5_11_xor0 >> 0) & 0x01) ^ ((u_csamul_cla16_fa5_10_or0 >> 0) & 0x01);
|
|
u_csamul_cla16_fa5_11_and1 = ((u_csamul_cla16_fa5_11_xor0 >> 0) & 0x01) & ((u_csamul_cla16_fa5_10_or0 >> 0) & 0x01);
|
|
u_csamul_cla16_fa5_11_or0 = ((u_csamul_cla16_fa5_11_and0 >> 0) & 0x01) | ((u_csamul_cla16_fa5_11_and1 >> 0) & 0x01);
|
|
u_csamul_cla16_and6_11 = ((a >> 6) & 0x01) & ((b >> 11) & 0x01);
|
|
u_csamul_cla16_fa6_11_xor0 = ((u_csamul_cla16_and6_11 >> 0) & 0x01) ^ ((u_csamul_cla16_fa7_10_xor1 >> 0) & 0x01);
|
|
u_csamul_cla16_fa6_11_and0 = ((u_csamul_cla16_and6_11 >> 0) & 0x01) & ((u_csamul_cla16_fa7_10_xor1 >> 0) & 0x01);
|
|
u_csamul_cla16_fa6_11_xor1 = ((u_csamul_cla16_fa6_11_xor0 >> 0) & 0x01) ^ ((u_csamul_cla16_fa6_10_or0 >> 0) & 0x01);
|
|
u_csamul_cla16_fa6_11_and1 = ((u_csamul_cla16_fa6_11_xor0 >> 0) & 0x01) & ((u_csamul_cla16_fa6_10_or0 >> 0) & 0x01);
|
|
u_csamul_cla16_fa6_11_or0 = ((u_csamul_cla16_fa6_11_and0 >> 0) & 0x01) | ((u_csamul_cla16_fa6_11_and1 >> 0) & 0x01);
|
|
u_csamul_cla16_and7_11 = ((a >> 7) & 0x01) & ((b >> 11) & 0x01);
|
|
u_csamul_cla16_fa7_11_xor0 = ((u_csamul_cla16_and7_11 >> 0) & 0x01) ^ ((u_csamul_cla16_fa8_10_xor1 >> 0) & 0x01);
|
|
u_csamul_cla16_fa7_11_and0 = ((u_csamul_cla16_and7_11 >> 0) & 0x01) & ((u_csamul_cla16_fa8_10_xor1 >> 0) & 0x01);
|
|
u_csamul_cla16_fa7_11_xor1 = ((u_csamul_cla16_fa7_11_xor0 >> 0) & 0x01) ^ ((u_csamul_cla16_fa7_10_or0 >> 0) & 0x01);
|
|
u_csamul_cla16_fa7_11_and1 = ((u_csamul_cla16_fa7_11_xor0 >> 0) & 0x01) & ((u_csamul_cla16_fa7_10_or0 >> 0) & 0x01);
|
|
u_csamul_cla16_fa7_11_or0 = ((u_csamul_cla16_fa7_11_and0 >> 0) & 0x01) | ((u_csamul_cla16_fa7_11_and1 >> 0) & 0x01);
|
|
u_csamul_cla16_and8_11 = ((a >> 8) & 0x01) & ((b >> 11) & 0x01);
|
|
u_csamul_cla16_fa8_11_xor0 = ((u_csamul_cla16_and8_11 >> 0) & 0x01) ^ ((u_csamul_cla16_fa9_10_xor1 >> 0) & 0x01);
|
|
u_csamul_cla16_fa8_11_and0 = ((u_csamul_cla16_and8_11 >> 0) & 0x01) & ((u_csamul_cla16_fa9_10_xor1 >> 0) & 0x01);
|
|
u_csamul_cla16_fa8_11_xor1 = ((u_csamul_cla16_fa8_11_xor0 >> 0) & 0x01) ^ ((u_csamul_cla16_fa8_10_or0 >> 0) & 0x01);
|
|
u_csamul_cla16_fa8_11_and1 = ((u_csamul_cla16_fa8_11_xor0 >> 0) & 0x01) & ((u_csamul_cla16_fa8_10_or0 >> 0) & 0x01);
|
|
u_csamul_cla16_fa8_11_or0 = ((u_csamul_cla16_fa8_11_and0 >> 0) & 0x01) | ((u_csamul_cla16_fa8_11_and1 >> 0) & 0x01);
|
|
u_csamul_cla16_and9_11 = ((a >> 9) & 0x01) & ((b >> 11) & 0x01);
|
|
u_csamul_cla16_fa9_11_xor0 = ((u_csamul_cla16_and9_11 >> 0) & 0x01) ^ ((u_csamul_cla16_fa10_10_xor1 >> 0) & 0x01);
|
|
u_csamul_cla16_fa9_11_and0 = ((u_csamul_cla16_and9_11 >> 0) & 0x01) & ((u_csamul_cla16_fa10_10_xor1 >> 0) & 0x01);
|
|
u_csamul_cla16_fa9_11_xor1 = ((u_csamul_cla16_fa9_11_xor0 >> 0) & 0x01) ^ ((u_csamul_cla16_fa9_10_or0 >> 0) & 0x01);
|
|
u_csamul_cla16_fa9_11_and1 = ((u_csamul_cla16_fa9_11_xor0 >> 0) & 0x01) & ((u_csamul_cla16_fa9_10_or0 >> 0) & 0x01);
|
|
u_csamul_cla16_fa9_11_or0 = ((u_csamul_cla16_fa9_11_and0 >> 0) & 0x01) | ((u_csamul_cla16_fa9_11_and1 >> 0) & 0x01);
|
|
u_csamul_cla16_and10_11 = ((a >> 10) & 0x01) & ((b >> 11) & 0x01);
|
|
u_csamul_cla16_fa10_11_xor0 = ((u_csamul_cla16_and10_11 >> 0) & 0x01) ^ ((u_csamul_cla16_fa11_10_xor1 >> 0) & 0x01);
|
|
u_csamul_cla16_fa10_11_and0 = ((u_csamul_cla16_and10_11 >> 0) & 0x01) & ((u_csamul_cla16_fa11_10_xor1 >> 0) & 0x01);
|
|
u_csamul_cla16_fa10_11_xor1 = ((u_csamul_cla16_fa10_11_xor0 >> 0) & 0x01) ^ ((u_csamul_cla16_fa10_10_or0 >> 0) & 0x01);
|
|
u_csamul_cla16_fa10_11_and1 = ((u_csamul_cla16_fa10_11_xor0 >> 0) & 0x01) & ((u_csamul_cla16_fa10_10_or0 >> 0) & 0x01);
|
|
u_csamul_cla16_fa10_11_or0 = ((u_csamul_cla16_fa10_11_and0 >> 0) & 0x01) | ((u_csamul_cla16_fa10_11_and1 >> 0) & 0x01);
|
|
u_csamul_cla16_and11_11 = ((a >> 11) & 0x01) & ((b >> 11) & 0x01);
|
|
u_csamul_cla16_fa11_11_xor0 = ((u_csamul_cla16_and11_11 >> 0) & 0x01) ^ ((u_csamul_cla16_fa12_10_xor1 >> 0) & 0x01);
|
|
u_csamul_cla16_fa11_11_and0 = ((u_csamul_cla16_and11_11 >> 0) & 0x01) & ((u_csamul_cla16_fa12_10_xor1 >> 0) & 0x01);
|
|
u_csamul_cla16_fa11_11_xor1 = ((u_csamul_cla16_fa11_11_xor0 >> 0) & 0x01) ^ ((u_csamul_cla16_fa11_10_or0 >> 0) & 0x01);
|
|
u_csamul_cla16_fa11_11_and1 = ((u_csamul_cla16_fa11_11_xor0 >> 0) & 0x01) & ((u_csamul_cla16_fa11_10_or0 >> 0) & 0x01);
|
|
u_csamul_cla16_fa11_11_or0 = ((u_csamul_cla16_fa11_11_and0 >> 0) & 0x01) | ((u_csamul_cla16_fa11_11_and1 >> 0) & 0x01);
|
|
u_csamul_cla16_and12_11 = ((a >> 12) & 0x01) & ((b >> 11) & 0x01);
|
|
u_csamul_cla16_fa12_11_xor0 = ((u_csamul_cla16_and12_11 >> 0) & 0x01) ^ ((u_csamul_cla16_fa13_10_xor1 >> 0) & 0x01);
|
|
u_csamul_cla16_fa12_11_and0 = ((u_csamul_cla16_and12_11 >> 0) & 0x01) & ((u_csamul_cla16_fa13_10_xor1 >> 0) & 0x01);
|
|
u_csamul_cla16_fa12_11_xor1 = ((u_csamul_cla16_fa12_11_xor0 >> 0) & 0x01) ^ ((u_csamul_cla16_fa12_10_or0 >> 0) & 0x01);
|
|
u_csamul_cla16_fa12_11_and1 = ((u_csamul_cla16_fa12_11_xor0 >> 0) & 0x01) & ((u_csamul_cla16_fa12_10_or0 >> 0) & 0x01);
|
|
u_csamul_cla16_fa12_11_or0 = ((u_csamul_cla16_fa12_11_and0 >> 0) & 0x01) | ((u_csamul_cla16_fa12_11_and1 >> 0) & 0x01);
|
|
u_csamul_cla16_and13_11 = ((a >> 13) & 0x01) & ((b >> 11) & 0x01);
|
|
u_csamul_cla16_fa13_11_xor0 = ((u_csamul_cla16_and13_11 >> 0) & 0x01) ^ ((u_csamul_cla16_fa14_10_xor1 >> 0) & 0x01);
|
|
u_csamul_cla16_fa13_11_and0 = ((u_csamul_cla16_and13_11 >> 0) & 0x01) & ((u_csamul_cla16_fa14_10_xor1 >> 0) & 0x01);
|
|
u_csamul_cla16_fa13_11_xor1 = ((u_csamul_cla16_fa13_11_xor0 >> 0) & 0x01) ^ ((u_csamul_cla16_fa13_10_or0 >> 0) & 0x01);
|
|
u_csamul_cla16_fa13_11_and1 = ((u_csamul_cla16_fa13_11_xor0 >> 0) & 0x01) & ((u_csamul_cla16_fa13_10_or0 >> 0) & 0x01);
|
|
u_csamul_cla16_fa13_11_or0 = ((u_csamul_cla16_fa13_11_and0 >> 0) & 0x01) | ((u_csamul_cla16_fa13_11_and1 >> 0) & 0x01);
|
|
u_csamul_cla16_and14_11 = ((a >> 14) & 0x01) & ((b >> 11) & 0x01);
|
|
u_csamul_cla16_fa14_11_xor0 = ((u_csamul_cla16_and14_11 >> 0) & 0x01) ^ ((u_csamul_cla16_and15_10 >> 0) & 0x01);
|
|
u_csamul_cla16_fa14_11_and0 = ((u_csamul_cla16_and14_11 >> 0) & 0x01) & ((u_csamul_cla16_and15_10 >> 0) & 0x01);
|
|
u_csamul_cla16_fa14_11_xor1 = ((u_csamul_cla16_fa14_11_xor0 >> 0) & 0x01) ^ ((u_csamul_cla16_fa14_10_or0 >> 0) & 0x01);
|
|
u_csamul_cla16_fa14_11_and1 = ((u_csamul_cla16_fa14_11_xor0 >> 0) & 0x01) & ((u_csamul_cla16_fa14_10_or0 >> 0) & 0x01);
|
|
u_csamul_cla16_fa14_11_or0 = ((u_csamul_cla16_fa14_11_and0 >> 0) & 0x01) | ((u_csamul_cla16_fa14_11_and1 >> 0) & 0x01);
|
|
u_csamul_cla16_and15_11 = ((a >> 15) & 0x01) & ((b >> 11) & 0x01);
|
|
u_csamul_cla16_and0_12 = ((a >> 0) & 0x01) & ((b >> 12) & 0x01);
|
|
u_csamul_cla16_fa0_12_xor0 = ((u_csamul_cla16_and0_12 >> 0) & 0x01) ^ ((u_csamul_cla16_fa1_11_xor1 >> 0) & 0x01);
|
|
u_csamul_cla16_fa0_12_and0 = ((u_csamul_cla16_and0_12 >> 0) & 0x01) & ((u_csamul_cla16_fa1_11_xor1 >> 0) & 0x01);
|
|
u_csamul_cla16_fa0_12_xor1 = ((u_csamul_cla16_fa0_12_xor0 >> 0) & 0x01) ^ ((u_csamul_cla16_fa0_11_or0 >> 0) & 0x01);
|
|
u_csamul_cla16_fa0_12_and1 = ((u_csamul_cla16_fa0_12_xor0 >> 0) & 0x01) & ((u_csamul_cla16_fa0_11_or0 >> 0) & 0x01);
|
|
u_csamul_cla16_fa0_12_or0 = ((u_csamul_cla16_fa0_12_and0 >> 0) & 0x01) | ((u_csamul_cla16_fa0_12_and1 >> 0) & 0x01);
|
|
u_csamul_cla16_and1_12 = ((a >> 1) & 0x01) & ((b >> 12) & 0x01);
|
|
u_csamul_cla16_fa1_12_xor0 = ((u_csamul_cla16_and1_12 >> 0) & 0x01) ^ ((u_csamul_cla16_fa2_11_xor1 >> 0) & 0x01);
|
|
u_csamul_cla16_fa1_12_and0 = ((u_csamul_cla16_and1_12 >> 0) & 0x01) & ((u_csamul_cla16_fa2_11_xor1 >> 0) & 0x01);
|
|
u_csamul_cla16_fa1_12_xor1 = ((u_csamul_cla16_fa1_12_xor0 >> 0) & 0x01) ^ ((u_csamul_cla16_fa1_11_or0 >> 0) & 0x01);
|
|
u_csamul_cla16_fa1_12_and1 = ((u_csamul_cla16_fa1_12_xor0 >> 0) & 0x01) & ((u_csamul_cla16_fa1_11_or0 >> 0) & 0x01);
|
|
u_csamul_cla16_fa1_12_or0 = ((u_csamul_cla16_fa1_12_and0 >> 0) & 0x01) | ((u_csamul_cla16_fa1_12_and1 >> 0) & 0x01);
|
|
u_csamul_cla16_and2_12 = ((a >> 2) & 0x01) & ((b >> 12) & 0x01);
|
|
u_csamul_cla16_fa2_12_xor0 = ((u_csamul_cla16_and2_12 >> 0) & 0x01) ^ ((u_csamul_cla16_fa3_11_xor1 >> 0) & 0x01);
|
|
u_csamul_cla16_fa2_12_and0 = ((u_csamul_cla16_and2_12 >> 0) & 0x01) & ((u_csamul_cla16_fa3_11_xor1 >> 0) & 0x01);
|
|
u_csamul_cla16_fa2_12_xor1 = ((u_csamul_cla16_fa2_12_xor0 >> 0) & 0x01) ^ ((u_csamul_cla16_fa2_11_or0 >> 0) & 0x01);
|
|
u_csamul_cla16_fa2_12_and1 = ((u_csamul_cla16_fa2_12_xor0 >> 0) & 0x01) & ((u_csamul_cla16_fa2_11_or0 >> 0) & 0x01);
|
|
u_csamul_cla16_fa2_12_or0 = ((u_csamul_cla16_fa2_12_and0 >> 0) & 0x01) | ((u_csamul_cla16_fa2_12_and1 >> 0) & 0x01);
|
|
u_csamul_cla16_and3_12 = ((a >> 3) & 0x01) & ((b >> 12) & 0x01);
|
|
u_csamul_cla16_fa3_12_xor0 = ((u_csamul_cla16_and3_12 >> 0) & 0x01) ^ ((u_csamul_cla16_fa4_11_xor1 >> 0) & 0x01);
|
|
u_csamul_cla16_fa3_12_and0 = ((u_csamul_cla16_and3_12 >> 0) & 0x01) & ((u_csamul_cla16_fa4_11_xor1 >> 0) & 0x01);
|
|
u_csamul_cla16_fa3_12_xor1 = ((u_csamul_cla16_fa3_12_xor0 >> 0) & 0x01) ^ ((u_csamul_cla16_fa3_11_or0 >> 0) & 0x01);
|
|
u_csamul_cla16_fa3_12_and1 = ((u_csamul_cla16_fa3_12_xor0 >> 0) & 0x01) & ((u_csamul_cla16_fa3_11_or0 >> 0) & 0x01);
|
|
u_csamul_cla16_fa3_12_or0 = ((u_csamul_cla16_fa3_12_and0 >> 0) & 0x01) | ((u_csamul_cla16_fa3_12_and1 >> 0) & 0x01);
|
|
u_csamul_cla16_and4_12 = ((a >> 4) & 0x01) & ((b >> 12) & 0x01);
|
|
u_csamul_cla16_fa4_12_xor0 = ((u_csamul_cla16_and4_12 >> 0) & 0x01) ^ ((u_csamul_cla16_fa5_11_xor1 >> 0) & 0x01);
|
|
u_csamul_cla16_fa4_12_and0 = ((u_csamul_cla16_and4_12 >> 0) & 0x01) & ((u_csamul_cla16_fa5_11_xor1 >> 0) & 0x01);
|
|
u_csamul_cla16_fa4_12_xor1 = ((u_csamul_cla16_fa4_12_xor0 >> 0) & 0x01) ^ ((u_csamul_cla16_fa4_11_or0 >> 0) & 0x01);
|
|
u_csamul_cla16_fa4_12_and1 = ((u_csamul_cla16_fa4_12_xor0 >> 0) & 0x01) & ((u_csamul_cla16_fa4_11_or0 >> 0) & 0x01);
|
|
u_csamul_cla16_fa4_12_or0 = ((u_csamul_cla16_fa4_12_and0 >> 0) & 0x01) | ((u_csamul_cla16_fa4_12_and1 >> 0) & 0x01);
|
|
u_csamul_cla16_and5_12 = ((a >> 5) & 0x01) & ((b >> 12) & 0x01);
|
|
u_csamul_cla16_fa5_12_xor0 = ((u_csamul_cla16_and5_12 >> 0) & 0x01) ^ ((u_csamul_cla16_fa6_11_xor1 >> 0) & 0x01);
|
|
u_csamul_cla16_fa5_12_and0 = ((u_csamul_cla16_and5_12 >> 0) & 0x01) & ((u_csamul_cla16_fa6_11_xor1 >> 0) & 0x01);
|
|
u_csamul_cla16_fa5_12_xor1 = ((u_csamul_cla16_fa5_12_xor0 >> 0) & 0x01) ^ ((u_csamul_cla16_fa5_11_or0 >> 0) & 0x01);
|
|
u_csamul_cla16_fa5_12_and1 = ((u_csamul_cla16_fa5_12_xor0 >> 0) & 0x01) & ((u_csamul_cla16_fa5_11_or0 >> 0) & 0x01);
|
|
u_csamul_cla16_fa5_12_or0 = ((u_csamul_cla16_fa5_12_and0 >> 0) & 0x01) | ((u_csamul_cla16_fa5_12_and1 >> 0) & 0x01);
|
|
u_csamul_cla16_and6_12 = ((a >> 6) & 0x01) & ((b >> 12) & 0x01);
|
|
u_csamul_cla16_fa6_12_xor0 = ((u_csamul_cla16_and6_12 >> 0) & 0x01) ^ ((u_csamul_cla16_fa7_11_xor1 >> 0) & 0x01);
|
|
u_csamul_cla16_fa6_12_and0 = ((u_csamul_cla16_and6_12 >> 0) & 0x01) & ((u_csamul_cla16_fa7_11_xor1 >> 0) & 0x01);
|
|
u_csamul_cla16_fa6_12_xor1 = ((u_csamul_cla16_fa6_12_xor0 >> 0) & 0x01) ^ ((u_csamul_cla16_fa6_11_or0 >> 0) & 0x01);
|
|
u_csamul_cla16_fa6_12_and1 = ((u_csamul_cla16_fa6_12_xor0 >> 0) & 0x01) & ((u_csamul_cla16_fa6_11_or0 >> 0) & 0x01);
|
|
u_csamul_cla16_fa6_12_or0 = ((u_csamul_cla16_fa6_12_and0 >> 0) & 0x01) | ((u_csamul_cla16_fa6_12_and1 >> 0) & 0x01);
|
|
u_csamul_cla16_and7_12 = ((a >> 7) & 0x01) & ((b >> 12) & 0x01);
|
|
u_csamul_cla16_fa7_12_xor0 = ((u_csamul_cla16_and7_12 >> 0) & 0x01) ^ ((u_csamul_cla16_fa8_11_xor1 >> 0) & 0x01);
|
|
u_csamul_cla16_fa7_12_and0 = ((u_csamul_cla16_and7_12 >> 0) & 0x01) & ((u_csamul_cla16_fa8_11_xor1 >> 0) & 0x01);
|
|
u_csamul_cla16_fa7_12_xor1 = ((u_csamul_cla16_fa7_12_xor0 >> 0) & 0x01) ^ ((u_csamul_cla16_fa7_11_or0 >> 0) & 0x01);
|
|
u_csamul_cla16_fa7_12_and1 = ((u_csamul_cla16_fa7_12_xor0 >> 0) & 0x01) & ((u_csamul_cla16_fa7_11_or0 >> 0) & 0x01);
|
|
u_csamul_cla16_fa7_12_or0 = ((u_csamul_cla16_fa7_12_and0 >> 0) & 0x01) | ((u_csamul_cla16_fa7_12_and1 >> 0) & 0x01);
|
|
u_csamul_cla16_and8_12 = ((a >> 8) & 0x01) & ((b >> 12) & 0x01);
|
|
u_csamul_cla16_fa8_12_xor0 = ((u_csamul_cla16_and8_12 >> 0) & 0x01) ^ ((u_csamul_cla16_fa9_11_xor1 >> 0) & 0x01);
|
|
u_csamul_cla16_fa8_12_and0 = ((u_csamul_cla16_and8_12 >> 0) & 0x01) & ((u_csamul_cla16_fa9_11_xor1 >> 0) & 0x01);
|
|
u_csamul_cla16_fa8_12_xor1 = ((u_csamul_cla16_fa8_12_xor0 >> 0) & 0x01) ^ ((u_csamul_cla16_fa8_11_or0 >> 0) & 0x01);
|
|
u_csamul_cla16_fa8_12_and1 = ((u_csamul_cla16_fa8_12_xor0 >> 0) & 0x01) & ((u_csamul_cla16_fa8_11_or0 >> 0) & 0x01);
|
|
u_csamul_cla16_fa8_12_or0 = ((u_csamul_cla16_fa8_12_and0 >> 0) & 0x01) | ((u_csamul_cla16_fa8_12_and1 >> 0) & 0x01);
|
|
u_csamul_cla16_and9_12 = ((a >> 9) & 0x01) & ((b >> 12) & 0x01);
|
|
u_csamul_cla16_fa9_12_xor0 = ((u_csamul_cla16_and9_12 >> 0) & 0x01) ^ ((u_csamul_cla16_fa10_11_xor1 >> 0) & 0x01);
|
|
u_csamul_cla16_fa9_12_and0 = ((u_csamul_cla16_and9_12 >> 0) & 0x01) & ((u_csamul_cla16_fa10_11_xor1 >> 0) & 0x01);
|
|
u_csamul_cla16_fa9_12_xor1 = ((u_csamul_cla16_fa9_12_xor0 >> 0) & 0x01) ^ ((u_csamul_cla16_fa9_11_or0 >> 0) & 0x01);
|
|
u_csamul_cla16_fa9_12_and1 = ((u_csamul_cla16_fa9_12_xor0 >> 0) & 0x01) & ((u_csamul_cla16_fa9_11_or0 >> 0) & 0x01);
|
|
u_csamul_cla16_fa9_12_or0 = ((u_csamul_cla16_fa9_12_and0 >> 0) & 0x01) | ((u_csamul_cla16_fa9_12_and1 >> 0) & 0x01);
|
|
u_csamul_cla16_and10_12 = ((a >> 10) & 0x01) & ((b >> 12) & 0x01);
|
|
u_csamul_cla16_fa10_12_xor0 = ((u_csamul_cla16_and10_12 >> 0) & 0x01) ^ ((u_csamul_cla16_fa11_11_xor1 >> 0) & 0x01);
|
|
u_csamul_cla16_fa10_12_and0 = ((u_csamul_cla16_and10_12 >> 0) & 0x01) & ((u_csamul_cla16_fa11_11_xor1 >> 0) & 0x01);
|
|
u_csamul_cla16_fa10_12_xor1 = ((u_csamul_cla16_fa10_12_xor0 >> 0) & 0x01) ^ ((u_csamul_cla16_fa10_11_or0 >> 0) & 0x01);
|
|
u_csamul_cla16_fa10_12_and1 = ((u_csamul_cla16_fa10_12_xor0 >> 0) & 0x01) & ((u_csamul_cla16_fa10_11_or0 >> 0) & 0x01);
|
|
u_csamul_cla16_fa10_12_or0 = ((u_csamul_cla16_fa10_12_and0 >> 0) & 0x01) | ((u_csamul_cla16_fa10_12_and1 >> 0) & 0x01);
|
|
u_csamul_cla16_and11_12 = ((a >> 11) & 0x01) & ((b >> 12) & 0x01);
|
|
u_csamul_cla16_fa11_12_xor0 = ((u_csamul_cla16_and11_12 >> 0) & 0x01) ^ ((u_csamul_cla16_fa12_11_xor1 >> 0) & 0x01);
|
|
u_csamul_cla16_fa11_12_and0 = ((u_csamul_cla16_and11_12 >> 0) & 0x01) & ((u_csamul_cla16_fa12_11_xor1 >> 0) & 0x01);
|
|
u_csamul_cla16_fa11_12_xor1 = ((u_csamul_cla16_fa11_12_xor0 >> 0) & 0x01) ^ ((u_csamul_cla16_fa11_11_or0 >> 0) & 0x01);
|
|
u_csamul_cla16_fa11_12_and1 = ((u_csamul_cla16_fa11_12_xor0 >> 0) & 0x01) & ((u_csamul_cla16_fa11_11_or0 >> 0) & 0x01);
|
|
u_csamul_cla16_fa11_12_or0 = ((u_csamul_cla16_fa11_12_and0 >> 0) & 0x01) | ((u_csamul_cla16_fa11_12_and1 >> 0) & 0x01);
|
|
u_csamul_cla16_and12_12 = ((a >> 12) & 0x01) & ((b >> 12) & 0x01);
|
|
u_csamul_cla16_fa12_12_xor0 = ((u_csamul_cla16_and12_12 >> 0) & 0x01) ^ ((u_csamul_cla16_fa13_11_xor1 >> 0) & 0x01);
|
|
u_csamul_cla16_fa12_12_and0 = ((u_csamul_cla16_and12_12 >> 0) & 0x01) & ((u_csamul_cla16_fa13_11_xor1 >> 0) & 0x01);
|
|
u_csamul_cla16_fa12_12_xor1 = ((u_csamul_cla16_fa12_12_xor0 >> 0) & 0x01) ^ ((u_csamul_cla16_fa12_11_or0 >> 0) & 0x01);
|
|
u_csamul_cla16_fa12_12_and1 = ((u_csamul_cla16_fa12_12_xor0 >> 0) & 0x01) & ((u_csamul_cla16_fa12_11_or0 >> 0) & 0x01);
|
|
u_csamul_cla16_fa12_12_or0 = ((u_csamul_cla16_fa12_12_and0 >> 0) & 0x01) | ((u_csamul_cla16_fa12_12_and1 >> 0) & 0x01);
|
|
u_csamul_cla16_and13_12 = ((a >> 13) & 0x01) & ((b >> 12) & 0x01);
|
|
u_csamul_cla16_fa13_12_xor0 = ((u_csamul_cla16_and13_12 >> 0) & 0x01) ^ ((u_csamul_cla16_fa14_11_xor1 >> 0) & 0x01);
|
|
u_csamul_cla16_fa13_12_and0 = ((u_csamul_cla16_and13_12 >> 0) & 0x01) & ((u_csamul_cla16_fa14_11_xor1 >> 0) & 0x01);
|
|
u_csamul_cla16_fa13_12_xor1 = ((u_csamul_cla16_fa13_12_xor0 >> 0) & 0x01) ^ ((u_csamul_cla16_fa13_11_or0 >> 0) & 0x01);
|
|
u_csamul_cla16_fa13_12_and1 = ((u_csamul_cla16_fa13_12_xor0 >> 0) & 0x01) & ((u_csamul_cla16_fa13_11_or0 >> 0) & 0x01);
|
|
u_csamul_cla16_fa13_12_or0 = ((u_csamul_cla16_fa13_12_and0 >> 0) & 0x01) | ((u_csamul_cla16_fa13_12_and1 >> 0) & 0x01);
|
|
u_csamul_cla16_and14_12 = ((a >> 14) & 0x01) & ((b >> 12) & 0x01);
|
|
u_csamul_cla16_fa14_12_xor0 = ((u_csamul_cla16_and14_12 >> 0) & 0x01) ^ ((u_csamul_cla16_and15_11 >> 0) & 0x01);
|
|
u_csamul_cla16_fa14_12_and0 = ((u_csamul_cla16_and14_12 >> 0) & 0x01) & ((u_csamul_cla16_and15_11 >> 0) & 0x01);
|
|
u_csamul_cla16_fa14_12_xor1 = ((u_csamul_cla16_fa14_12_xor0 >> 0) & 0x01) ^ ((u_csamul_cla16_fa14_11_or0 >> 0) & 0x01);
|
|
u_csamul_cla16_fa14_12_and1 = ((u_csamul_cla16_fa14_12_xor0 >> 0) & 0x01) & ((u_csamul_cla16_fa14_11_or0 >> 0) & 0x01);
|
|
u_csamul_cla16_fa14_12_or0 = ((u_csamul_cla16_fa14_12_and0 >> 0) & 0x01) | ((u_csamul_cla16_fa14_12_and1 >> 0) & 0x01);
|
|
u_csamul_cla16_and15_12 = ((a >> 15) & 0x01) & ((b >> 12) & 0x01);
|
|
u_csamul_cla16_and0_13 = ((a >> 0) & 0x01) & ((b >> 13) & 0x01);
|
|
u_csamul_cla16_fa0_13_xor0 = ((u_csamul_cla16_and0_13 >> 0) & 0x01) ^ ((u_csamul_cla16_fa1_12_xor1 >> 0) & 0x01);
|
|
u_csamul_cla16_fa0_13_and0 = ((u_csamul_cla16_and0_13 >> 0) & 0x01) & ((u_csamul_cla16_fa1_12_xor1 >> 0) & 0x01);
|
|
u_csamul_cla16_fa0_13_xor1 = ((u_csamul_cla16_fa0_13_xor0 >> 0) & 0x01) ^ ((u_csamul_cla16_fa0_12_or0 >> 0) & 0x01);
|
|
u_csamul_cla16_fa0_13_and1 = ((u_csamul_cla16_fa0_13_xor0 >> 0) & 0x01) & ((u_csamul_cla16_fa0_12_or0 >> 0) & 0x01);
|
|
u_csamul_cla16_fa0_13_or0 = ((u_csamul_cla16_fa0_13_and0 >> 0) & 0x01) | ((u_csamul_cla16_fa0_13_and1 >> 0) & 0x01);
|
|
u_csamul_cla16_and1_13 = ((a >> 1) & 0x01) & ((b >> 13) & 0x01);
|
|
u_csamul_cla16_fa1_13_xor0 = ((u_csamul_cla16_and1_13 >> 0) & 0x01) ^ ((u_csamul_cla16_fa2_12_xor1 >> 0) & 0x01);
|
|
u_csamul_cla16_fa1_13_and0 = ((u_csamul_cla16_and1_13 >> 0) & 0x01) & ((u_csamul_cla16_fa2_12_xor1 >> 0) & 0x01);
|
|
u_csamul_cla16_fa1_13_xor1 = ((u_csamul_cla16_fa1_13_xor0 >> 0) & 0x01) ^ ((u_csamul_cla16_fa1_12_or0 >> 0) & 0x01);
|
|
u_csamul_cla16_fa1_13_and1 = ((u_csamul_cla16_fa1_13_xor0 >> 0) & 0x01) & ((u_csamul_cla16_fa1_12_or0 >> 0) & 0x01);
|
|
u_csamul_cla16_fa1_13_or0 = ((u_csamul_cla16_fa1_13_and0 >> 0) & 0x01) | ((u_csamul_cla16_fa1_13_and1 >> 0) & 0x01);
|
|
u_csamul_cla16_and2_13 = ((a >> 2) & 0x01) & ((b >> 13) & 0x01);
|
|
u_csamul_cla16_fa2_13_xor0 = ((u_csamul_cla16_and2_13 >> 0) & 0x01) ^ ((u_csamul_cla16_fa3_12_xor1 >> 0) & 0x01);
|
|
u_csamul_cla16_fa2_13_and0 = ((u_csamul_cla16_and2_13 >> 0) & 0x01) & ((u_csamul_cla16_fa3_12_xor1 >> 0) & 0x01);
|
|
u_csamul_cla16_fa2_13_xor1 = ((u_csamul_cla16_fa2_13_xor0 >> 0) & 0x01) ^ ((u_csamul_cla16_fa2_12_or0 >> 0) & 0x01);
|
|
u_csamul_cla16_fa2_13_and1 = ((u_csamul_cla16_fa2_13_xor0 >> 0) & 0x01) & ((u_csamul_cla16_fa2_12_or0 >> 0) & 0x01);
|
|
u_csamul_cla16_fa2_13_or0 = ((u_csamul_cla16_fa2_13_and0 >> 0) & 0x01) | ((u_csamul_cla16_fa2_13_and1 >> 0) & 0x01);
|
|
u_csamul_cla16_and3_13 = ((a >> 3) & 0x01) & ((b >> 13) & 0x01);
|
|
u_csamul_cla16_fa3_13_xor0 = ((u_csamul_cla16_and3_13 >> 0) & 0x01) ^ ((u_csamul_cla16_fa4_12_xor1 >> 0) & 0x01);
|
|
u_csamul_cla16_fa3_13_and0 = ((u_csamul_cla16_and3_13 >> 0) & 0x01) & ((u_csamul_cla16_fa4_12_xor1 >> 0) & 0x01);
|
|
u_csamul_cla16_fa3_13_xor1 = ((u_csamul_cla16_fa3_13_xor0 >> 0) & 0x01) ^ ((u_csamul_cla16_fa3_12_or0 >> 0) & 0x01);
|
|
u_csamul_cla16_fa3_13_and1 = ((u_csamul_cla16_fa3_13_xor0 >> 0) & 0x01) & ((u_csamul_cla16_fa3_12_or0 >> 0) & 0x01);
|
|
u_csamul_cla16_fa3_13_or0 = ((u_csamul_cla16_fa3_13_and0 >> 0) & 0x01) | ((u_csamul_cla16_fa3_13_and1 >> 0) & 0x01);
|
|
u_csamul_cla16_and4_13 = ((a >> 4) & 0x01) & ((b >> 13) & 0x01);
|
|
u_csamul_cla16_fa4_13_xor0 = ((u_csamul_cla16_and4_13 >> 0) & 0x01) ^ ((u_csamul_cla16_fa5_12_xor1 >> 0) & 0x01);
|
|
u_csamul_cla16_fa4_13_and0 = ((u_csamul_cla16_and4_13 >> 0) & 0x01) & ((u_csamul_cla16_fa5_12_xor1 >> 0) & 0x01);
|
|
u_csamul_cla16_fa4_13_xor1 = ((u_csamul_cla16_fa4_13_xor0 >> 0) & 0x01) ^ ((u_csamul_cla16_fa4_12_or0 >> 0) & 0x01);
|
|
u_csamul_cla16_fa4_13_and1 = ((u_csamul_cla16_fa4_13_xor0 >> 0) & 0x01) & ((u_csamul_cla16_fa4_12_or0 >> 0) & 0x01);
|
|
u_csamul_cla16_fa4_13_or0 = ((u_csamul_cla16_fa4_13_and0 >> 0) & 0x01) | ((u_csamul_cla16_fa4_13_and1 >> 0) & 0x01);
|
|
u_csamul_cla16_and5_13 = ((a >> 5) & 0x01) & ((b >> 13) & 0x01);
|
|
u_csamul_cla16_fa5_13_xor0 = ((u_csamul_cla16_and5_13 >> 0) & 0x01) ^ ((u_csamul_cla16_fa6_12_xor1 >> 0) & 0x01);
|
|
u_csamul_cla16_fa5_13_and0 = ((u_csamul_cla16_and5_13 >> 0) & 0x01) & ((u_csamul_cla16_fa6_12_xor1 >> 0) & 0x01);
|
|
u_csamul_cla16_fa5_13_xor1 = ((u_csamul_cla16_fa5_13_xor0 >> 0) & 0x01) ^ ((u_csamul_cla16_fa5_12_or0 >> 0) & 0x01);
|
|
u_csamul_cla16_fa5_13_and1 = ((u_csamul_cla16_fa5_13_xor0 >> 0) & 0x01) & ((u_csamul_cla16_fa5_12_or0 >> 0) & 0x01);
|
|
u_csamul_cla16_fa5_13_or0 = ((u_csamul_cla16_fa5_13_and0 >> 0) & 0x01) | ((u_csamul_cla16_fa5_13_and1 >> 0) & 0x01);
|
|
u_csamul_cla16_and6_13 = ((a >> 6) & 0x01) & ((b >> 13) & 0x01);
|
|
u_csamul_cla16_fa6_13_xor0 = ((u_csamul_cla16_and6_13 >> 0) & 0x01) ^ ((u_csamul_cla16_fa7_12_xor1 >> 0) & 0x01);
|
|
u_csamul_cla16_fa6_13_and0 = ((u_csamul_cla16_and6_13 >> 0) & 0x01) & ((u_csamul_cla16_fa7_12_xor1 >> 0) & 0x01);
|
|
u_csamul_cla16_fa6_13_xor1 = ((u_csamul_cla16_fa6_13_xor0 >> 0) & 0x01) ^ ((u_csamul_cla16_fa6_12_or0 >> 0) & 0x01);
|
|
u_csamul_cla16_fa6_13_and1 = ((u_csamul_cla16_fa6_13_xor0 >> 0) & 0x01) & ((u_csamul_cla16_fa6_12_or0 >> 0) & 0x01);
|
|
u_csamul_cla16_fa6_13_or0 = ((u_csamul_cla16_fa6_13_and0 >> 0) & 0x01) | ((u_csamul_cla16_fa6_13_and1 >> 0) & 0x01);
|
|
u_csamul_cla16_and7_13 = ((a >> 7) & 0x01) & ((b >> 13) & 0x01);
|
|
u_csamul_cla16_fa7_13_xor0 = ((u_csamul_cla16_and7_13 >> 0) & 0x01) ^ ((u_csamul_cla16_fa8_12_xor1 >> 0) & 0x01);
|
|
u_csamul_cla16_fa7_13_and0 = ((u_csamul_cla16_and7_13 >> 0) & 0x01) & ((u_csamul_cla16_fa8_12_xor1 >> 0) & 0x01);
|
|
u_csamul_cla16_fa7_13_xor1 = ((u_csamul_cla16_fa7_13_xor0 >> 0) & 0x01) ^ ((u_csamul_cla16_fa7_12_or0 >> 0) & 0x01);
|
|
u_csamul_cla16_fa7_13_and1 = ((u_csamul_cla16_fa7_13_xor0 >> 0) & 0x01) & ((u_csamul_cla16_fa7_12_or0 >> 0) & 0x01);
|
|
u_csamul_cla16_fa7_13_or0 = ((u_csamul_cla16_fa7_13_and0 >> 0) & 0x01) | ((u_csamul_cla16_fa7_13_and1 >> 0) & 0x01);
|
|
u_csamul_cla16_and8_13 = ((a >> 8) & 0x01) & ((b >> 13) & 0x01);
|
|
u_csamul_cla16_fa8_13_xor0 = ((u_csamul_cla16_and8_13 >> 0) & 0x01) ^ ((u_csamul_cla16_fa9_12_xor1 >> 0) & 0x01);
|
|
u_csamul_cla16_fa8_13_and0 = ((u_csamul_cla16_and8_13 >> 0) & 0x01) & ((u_csamul_cla16_fa9_12_xor1 >> 0) & 0x01);
|
|
u_csamul_cla16_fa8_13_xor1 = ((u_csamul_cla16_fa8_13_xor0 >> 0) & 0x01) ^ ((u_csamul_cla16_fa8_12_or0 >> 0) & 0x01);
|
|
u_csamul_cla16_fa8_13_and1 = ((u_csamul_cla16_fa8_13_xor0 >> 0) & 0x01) & ((u_csamul_cla16_fa8_12_or0 >> 0) & 0x01);
|
|
u_csamul_cla16_fa8_13_or0 = ((u_csamul_cla16_fa8_13_and0 >> 0) & 0x01) | ((u_csamul_cla16_fa8_13_and1 >> 0) & 0x01);
|
|
u_csamul_cla16_and9_13 = ((a >> 9) & 0x01) & ((b >> 13) & 0x01);
|
|
u_csamul_cla16_fa9_13_xor0 = ((u_csamul_cla16_and9_13 >> 0) & 0x01) ^ ((u_csamul_cla16_fa10_12_xor1 >> 0) & 0x01);
|
|
u_csamul_cla16_fa9_13_and0 = ((u_csamul_cla16_and9_13 >> 0) & 0x01) & ((u_csamul_cla16_fa10_12_xor1 >> 0) & 0x01);
|
|
u_csamul_cla16_fa9_13_xor1 = ((u_csamul_cla16_fa9_13_xor0 >> 0) & 0x01) ^ ((u_csamul_cla16_fa9_12_or0 >> 0) & 0x01);
|
|
u_csamul_cla16_fa9_13_and1 = ((u_csamul_cla16_fa9_13_xor0 >> 0) & 0x01) & ((u_csamul_cla16_fa9_12_or0 >> 0) & 0x01);
|
|
u_csamul_cla16_fa9_13_or0 = ((u_csamul_cla16_fa9_13_and0 >> 0) & 0x01) | ((u_csamul_cla16_fa9_13_and1 >> 0) & 0x01);
|
|
u_csamul_cla16_and10_13 = ((a >> 10) & 0x01) & ((b >> 13) & 0x01);
|
|
u_csamul_cla16_fa10_13_xor0 = ((u_csamul_cla16_and10_13 >> 0) & 0x01) ^ ((u_csamul_cla16_fa11_12_xor1 >> 0) & 0x01);
|
|
u_csamul_cla16_fa10_13_and0 = ((u_csamul_cla16_and10_13 >> 0) & 0x01) & ((u_csamul_cla16_fa11_12_xor1 >> 0) & 0x01);
|
|
u_csamul_cla16_fa10_13_xor1 = ((u_csamul_cla16_fa10_13_xor0 >> 0) & 0x01) ^ ((u_csamul_cla16_fa10_12_or0 >> 0) & 0x01);
|
|
u_csamul_cla16_fa10_13_and1 = ((u_csamul_cla16_fa10_13_xor0 >> 0) & 0x01) & ((u_csamul_cla16_fa10_12_or0 >> 0) & 0x01);
|
|
u_csamul_cla16_fa10_13_or0 = ((u_csamul_cla16_fa10_13_and0 >> 0) & 0x01) | ((u_csamul_cla16_fa10_13_and1 >> 0) & 0x01);
|
|
u_csamul_cla16_and11_13 = ((a >> 11) & 0x01) & ((b >> 13) & 0x01);
|
|
u_csamul_cla16_fa11_13_xor0 = ((u_csamul_cla16_and11_13 >> 0) & 0x01) ^ ((u_csamul_cla16_fa12_12_xor1 >> 0) & 0x01);
|
|
u_csamul_cla16_fa11_13_and0 = ((u_csamul_cla16_and11_13 >> 0) & 0x01) & ((u_csamul_cla16_fa12_12_xor1 >> 0) & 0x01);
|
|
u_csamul_cla16_fa11_13_xor1 = ((u_csamul_cla16_fa11_13_xor0 >> 0) & 0x01) ^ ((u_csamul_cla16_fa11_12_or0 >> 0) & 0x01);
|
|
u_csamul_cla16_fa11_13_and1 = ((u_csamul_cla16_fa11_13_xor0 >> 0) & 0x01) & ((u_csamul_cla16_fa11_12_or0 >> 0) & 0x01);
|
|
u_csamul_cla16_fa11_13_or0 = ((u_csamul_cla16_fa11_13_and0 >> 0) & 0x01) | ((u_csamul_cla16_fa11_13_and1 >> 0) & 0x01);
|
|
u_csamul_cla16_and12_13 = ((a >> 12) & 0x01) & ((b >> 13) & 0x01);
|
|
u_csamul_cla16_fa12_13_xor0 = ((u_csamul_cla16_and12_13 >> 0) & 0x01) ^ ((u_csamul_cla16_fa13_12_xor1 >> 0) & 0x01);
|
|
u_csamul_cla16_fa12_13_and0 = ((u_csamul_cla16_and12_13 >> 0) & 0x01) & ((u_csamul_cla16_fa13_12_xor1 >> 0) & 0x01);
|
|
u_csamul_cla16_fa12_13_xor1 = ((u_csamul_cla16_fa12_13_xor0 >> 0) & 0x01) ^ ((u_csamul_cla16_fa12_12_or0 >> 0) & 0x01);
|
|
u_csamul_cla16_fa12_13_and1 = ((u_csamul_cla16_fa12_13_xor0 >> 0) & 0x01) & ((u_csamul_cla16_fa12_12_or0 >> 0) & 0x01);
|
|
u_csamul_cla16_fa12_13_or0 = ((u_csamul_cla16_fa12_13_and0 >> 0) & 0x01) | ((u_csamul_cla16_fa12_13_and1 >> 0) & 0x01);
|
|
u_csamul_cla16_and13_13 = ((a >> 13) & 0x01) & ((b >> 13) & 0x01);
|
|
u_csamul_cla16_fa13_13_xor0 = ((u_csamul_cla16_and13_13 >> 0) & 0x01) ^ ((u_csamul_cla16_fa14_12_xor1 >> 0) & 0x01);
|
|
u_csamul_cla16_fa13_13_and0 = ((u_csamul_cla16_and13_13 >> 0) & 0x01) & ((u_csamul_cla16_fa14_12_xor1 >> 0) & 0x01);
|
|
u_csamul_cla16_fa13_13_xor1 = ((u_csamul_cla16_fa13_13_xor0 >> 0) & 0x01) ^ ((u_csamul_cla16_fa13_12_or0 >> 0) & 0x01);
|
|
u_csamul_cla16_fa13_13_and1 = ((u_csamul_cla16_fa13_13_xor0 >> 0) & 0x01) & ((u_csamul_cla16_fa13_12_or0 >> 0) & 0x01);
|
|
u_csamul_cla16_fa13_13_or0 = ((u_csamul_cla16_fa13_13_and0 >> 0) & 0x01) | ((u_csamul_cla16_fa13_13_and1 >> 0) & 0x01);
|
|
u_csamul_cla16_and14_13 = ((a >> 14) & 0x01) & ((b >> 13) & 0x01);
|
|
u_csamul_cla16_fa14_13_xor0 = ((u_csamul_cla16_and14_13 >> 0) & 0x01) ^ ((u_csamul_cla16_and15_12 >> 0) & 0x01);
|
|
u_csamul_cla16_fa14_13_and0 = ((u_csamul_cla16_and14_13 >> 0) & 0x01) & ((u_csamul_cla16_and15_12 >> 0) & 0x01);
|
|
u_csamul_cla16_fa14_13_xor1 = ((u_csamul_cla16_fa14_13_xor0 >> 0) & 0x01) ^ ((u_csamul_cla16_fa14_12_or0 >> 0) & 0x01);
|
|
u_csamul_cla16_fa14_13_and1 = ((u_csamul_cla16_fa14_13_xor0 >> 0) & 0x01) & ((u_csamul_cla16_fa14_12_or0 >> 0) & 0x01);
|
|
u_csamul_cla16_fa14_13_or0 = ((u_csamul_cla16_fa14_13_and0 >> 0) & 0x01) | ((u_csamul_cla16_fa14_13_and1 >> 0) & 0x01);
|
|
u_csamul_cla16_and15_13 = ((a >> 15) & 0x01) & ((b >> 13) & 0x01);
|
|
u_csamul_cla16_and0_14 = ((a >> 0) & 0x01) & ((b >> 14) & 0x01);
|
|
u_csamul_cla16_fa0_14_xor0 = ((u_csamul_cla16_and0_14 >> 0) & 0x01) ^ ((u_csamul_cla16_fa1_13_xor1 >> 0) & 0x01);
|
|
u_csamul_cla16_fa0_14_and0 = ((u_csamul_cla16_and0_14 >> 0) & 0x01) & ((u_csamul_cla16_fa1_13_xor1 >> 0) & 0x01);
|
|
u_csamul_cla16_fa0_14_xor1 = ((u_csamul_cla16_fa0_14_xor0 >> 0) & 0x01) ^ ((u_csamul_cla16_fa0_13_or0 >> 0) & 0x01);
|
|
u_csamul_cla16_fa0_14_and1 = ((u_csamul_cla16_fa0_14_xor0 >> 0) & 0x01) & ((u_csamul_cla16_fa0_13_or0 >> 0) & 0x01);
|
|
u_csamul_cla16_fa0_14_or0 = ((u_csamul_cla16_fa0_14_and0 >> 0) & 0x01) | ((u_csamul_cla16_fa0_14_and1 >> 0) & 0x01);
|
|
u_csamul_cla16_and1_14 = ((a >> 1) & 0x01) & ((b >> 14) & 0x01);
|
|
u_csamul_cla16_fa1_14_xor0 = ((u_csamul_cla16_and1_14 >> 0) & 0x01) ^ ((u_csamul_cla16_fa2_13_xor1 >> 0) & 0x01);
|
|
u_csamul_cla16_fa1_14_and0 = ((u_csamul_cla16_and1_14 >> 0) & 0x01) & ((u_csamul_cla16_fa2_13_xor1 >> 0) & 0x01);
|
|
u_csamul_cla16_fa1_14_xor1 = ((u_csamul_cla16_fa1_14_xor0 >> 0) & 0x01) ^ ((u_csamul_cla16_fa1_13_or0 >> 0) & 0x01);
|
|
u_csamul_cla16_fa1_14_and1 = ((u_csamul_cla16_fa1_14_xor0 >> 0) & 0x01) & ((u_csamul_cla16_fa1_13_or0 >> 0) & 0x01);
|
|
u_csamul_cla16_fa1_14_or0 = ((u_csamul_cla16_fa1_14_and0 >> 0) & 0x01) | ((u_csamul_cla16_fa1_14_and1 >> 0) & 0x01);
|
|
u_csamul_cla16_and2_14 = ((a >> 2) & 0x01) & ((b >> 14) & 0x01);
|
|
u_csamul_cla16_fa2_14_xor0 = ((u_csamul_cla16_and2_14 >> 0) & 0x01) ^ ((u_csamul_cla16_fa3_13_xor1 >> 0) & 0x01);
|
|
u_csamul_cla16_fa2_14_and0 = ((u_csamul_cla16_and2_14 >> 0) & 0x01) & ((u_csamul_cla16_fa3_13_xor1 >> 0) & 0x01);
|
|
u_csamul_cla16_fa2_14_xor1 = ((u_csamul_cla16_fa2_14_xor0 >> 0) & 0x01) ^ ((u_csamul_cla16_fa2_13_or0 >> 0) & 0x01);
|
|
u_csamul_cla16_fa2_14_and1 = ((u_csamul_cla16_fa2_14_xor0 >> 0) & 0x01) & ((u_csamul_cla16_fa2_13_or0 >> 0) & 0x01);
|
|
u_csamul_cla16_fa2_14_or0 = ((u_csamul_cla16_fa2_14_and0 >> 0) & 0x01) | ((u_csamul_cla16_fa2_14_and1 >> 0) & 0x01);
|
|
u_csamul_cla16_and3_14 = ((a >> 3) & 0x01) & ((b >> 14) & 0x01);
|
|
u_csamul_cla16_fa3_14_xor0 = ((u_csamul_cla16_and3_14 >> 0) & 0x01) ^ ((u_csamul_cla16_fa4_13_xor1 >> 0) & 0x01);
|
|
u_csamul_cla16_fa3_14_and0 = ((u_csamul_cla16_and3_14 >> 0) & 0x01) & ((u_csamul_cla16_fa4_13_xor1 >> 0) & 0x01);
|
|
u_csamul_cla16_fa3_14_xor1 = ((u_csamul_cla16_fa3_14_xor0 >> 0) & 0x01) ^ ((u_csamul_cla16_fa3_13_or0 >> 0) & 0x01);
|
|
u_csamul_cla16_fa3_14_and1 = ((u_csamul_cla16_fa3_14_xor0 >> 0) & 0x01) & ((u_csamul_cla16_fa3_13_or0 >> 0) & 0x01);
|
|
u_csamul_cla16_fa3_14_or0 = ((u_csamul_cla16_fa3_14_and0 >> 0) & 0x01) | ((u_csamul_cla16_fa3_14_and1 >> 0) & 0x01);
|
|
u_csamul_cla16_and4_14 = ((a >> 4) & 0x01) & ((b >> 14) & 0x01);
|
|
u_csamul_cla16_fa4_14_xor0 = ((u_csamul_cla16_and4_14 >> 0) & 0x01) ^ ((u_csamul_cla16_fa5_13_xor1 >> 0) & 0x01);
|
|
u_csamul_cla16_fa4_14_and0 = ((u_csamul_cla16_and4_14 >> 0) & 0x01) & ((u_csamul_cla16_fa5_13_xor1 >> 0) & 0x01);
|
|
u_csamul_cla16_fa4_14_xor1 = ((u_csamul_cla16_fa4_14_xor0 >> 0) & 0x01) ^ ((u_csamul_cla16_fa4_13_or0 >> 0) & 0x01);
|
|
u_csamul_cla16_fa4_14_and1 = ((u_csamul_cla16_fa4_14_xor0 >> 0) & 0x01) & ((u_csamul_cla16_fa4_13_or0 >> 0) & 0x01);
|
|
u_csamul_cla16_fa4_14_or0 = ((u_csamul_cla16_fa4_14_and0 >> 0) & 0x01) | ((u_csamul_cla16_fa4_14_and1 >> 0) & 0x01);
|
|
u_csamul_cla16_and5_14 = ((a >> 5) & 0x01) & ((b >> 14) & 0x01);
|
|
u_csamul_cla16_fa5_14_xor0 = ((u_csamul_cla16_and5_14 >> 0) & 0x01) ^ ((u_csamul_cla16_fa6_13_xor1 >> 0) & 0x01);
|
|
u_csamul_cla16_fa5_14_and0 = ((u_csamul_cla16_and5_14 >> 0) & 0x01) & ((u_csamul_cla16_fa6_13_xor1 >> 0) & 0x01);
|
|
u_csamul_cla16_fa5_14_xor1 = ((u_csamul_cla16_fa5_14_xor0 >> 0) & 0x01) ^ ((u_csamul_cla16_fa5_13_or0 >> 0) & 0x01);
|
|
u_csamul_cla16_fa5_14_and1 = ((u_csamul_cla16_fa5_14_xor0 >> 0) & 0x01) & ((u_csamul_cla16_fa5_13_or0 >> 0) & 0x01);
|
|
u_csamul_cla16_fa5_14_or0 = ((u_csamul_cla16_fa5_14_and0 >> 0) & 0x01) | ((u_csamul_cla16_fa5_14_and1 >> 0) & 0x01);
|
|
u_csamul_cla16_and6_14 = ((a >> 6) & 0x01) & ((b >> 14) & 0x01);
|
|
u_csamul_cla16_fa6_14_xor0 = ((u_csamul_cla16_and6_14 >> 0) & 0x01) ^ ((u_csamul_cla16_fa7_13_xor1 >> 0) & 0x01);
|
|
u_csamul_cla16_fa6_14_and0 = ((u_csamul_cla16_and6_14 >> 0) & 0x01) & ((u_csamul_cla16_fa7_13_xor1 >> 0) & 0x01);
|
|
u_csamul_cla16_fa6_14_xor1 = ((u_csamul_cla16_fa6_14_xor0 >> 0) & 0x01) ^ ((u_csamul_cla16_fa6_13_or0 >> 0) & 0x01);
|
|
u_csamul_cla16_fa6_14_and1 = ((u_csamul_cla16_fa6_14_xor0 >> 0) & 0x01) & ((u_csamul_cla16_fa6_13_or0 >> 0) & 0x01);
|
|
u_csamul_cla16_fa6_14_or0 = ((u_csamul_cla16_fa6_14_and0 >> 0) & 0x01) | ((u_csamul_cla16_fa6_14_and1 >> 0) & 0x01);
|
|
u_csamul_cla16_and7_14 = ((a >> 7) & 0x01) & ((b >> 14) & 0x01);
|
|
u_csamul_cla16_fa7_14_xor0 = ((u_csamul_cla16_and7_14 >> 0) & 0x01) ^ ((u_csamul_cla16_fa8_13_xor1 >> 0) & 0x01);
|
|
u_csamul_cla16_fa7_14_and0 = ((u_csamul_cla16_and7_14 >> 0) & 0x01) & ((u_csamul_cla16_fa8_13_xor1 >> 0) & 0x01);
|
|
u_csamul_cla16_fa7_14_xor1 = ((u_csamul_cla16_fa7_14_xor0 >> 0) & 0x01) ^ ((u_csamul_cla16_fa7_13_or0 >> 0) & 0x01);
|
|
u_csamul_cla16_fa7_14_and1 = ((u_csamul_cla16_fa7_14_xor0 >> 0) & 0x01) & ((u_csamul_cla16_fa7_13_or0 >> 0) & 0x01);
|
|
u_csamul_cla16_fa7_14_or0 = ((u_csamul_cla16_fa7_14_and0 >> 0) & 0x01) | ((u_csamul_cla16_fa7_14_and1 >> 0) & 0x01);
|
|
u_csamul_cla16_and8_14 = ((a >> 8) & 0x01) & ((b >> 14) & 0x01);
|
|
u_csamul_cla16_fa8_14_xor0 = ((u_csamul_cla16_and8_14 >> 0) & 0x01) ^ ((u_csamul_cla16_fa9_13_xor1 >> 0) & 0x01);
|
|
u_csamul_cla16_fa8_14_and0 = ((u_csamul_cla16_and8_14 >> 0) & 0x01) & ((u_csamul_cla16_fa9_13_xor1 >> 0) & 0x01);
|
|
u_csamul_cla16_fa8_14_xor1 = ((u_csamul_cla16_fa8_14_xor0 >> 0) & 0x01) ^ ((u_csamul_cla16_fa8_13_or0 >> 0) & 0x01);
|
|
u_csamul_cla16_fa8_14_and1 = ((u_csamul_cla16_fa8_14_xor0 >> 0) & 0x01) & ((u_csamul_cla16_fa8_13_or0 >> 0) & 0x01);
|
|
u_csamul_cla16_fa8_14_or0 = ((u_csamul_cla16_fa8_14_and0 >> 0) & 0x01) | ((u_csamul_cla16_fa8_14_and1 >> 0) & 0x01);
|
|
u_csamul_cla16_and9_14 = ((a >> 9) & 0x01) & ((b >> 14) & 0x01);
|
|
u_csamul_cla16_fa9_14_xor0 = ((u_csamul_cla16_and9_14 >> 0) & 0x01) ^ ((u_csamul_cla16_fa10_13_xor1 >> 0) & 0x01);
|
|
u_csamul_cla16_fa9_14_and0 = ((u_csamul_cla16_and9_14 >> 0) & 0x01) & ((u_csamul_cla16_fa10_13_xor1 >> 0) & 0x01);
|
|
u_csamul_cla16_fa9_14_xor1 = ((u_csamul_cla16_fa9_14_xor0 >> 0) & 0x01) ^ ((u_csamul_cla16_fa9_13_or0 >> 0) & 0x01);
|
|
u_csamul_cla16_fa9_14_and1 = ((u_csamul_cla16_fa9_14_xor0 >> 0) & 0x01) & ((u_csamul_cla16_fa9_13_or0 >> 0) & 0x01);
|
|
u_csamul_cla16_fa9_14_or0 = ((u_csamul_cla16_fa9_14_and0 >> 0) & 0x01) | ((u_csamul_cla16_fa9_14_and1 >> 0) & 0x01);
|
|
u_csamul_cla16_and10_14 = ((a >> 10) & 0x01) & ((b >> 14) & 0x01);
|
|
u_csamul_cla16_fa10_14_xor0 = ((u_csamul_cla16_and10_14 >> 0) & 0x01) ^ ((u_csamul_cla16_fa11_13_xor1 >> 0) & 0x01);
|
|
u_csamul_cla16_fa10_14_and0 = ((u_csamul_cla16_and10_14 >> 0) & 0x01) & ((u_csamul_cla16_fa11_13_xor1 >> 0) & 0x01);
|
|
u_csamul_cla16_fa10_14_xor1 = ((u_csamul_cla16_fa10_14_xor0 >> 0) & 0x01) ^ ((u_csamul_cla16_fa10_13_or0 >> 0) & 0x01);
|
|
u_csamul_cla16_fa10_14_and1 = ((u_csamul_cla16_fa10_14_xor0 >> 0) & 0x01) & ((u_csamul_cla16_fa10_13_or0 >> 0) & 0x01);
|
|
u_csamul_cla16_fa10_14_or0 = ((u_csamul_cla16_fa10_14_and0 >> 0) & 0x01) | ((u_csamul_cla16_fa10_14_and1 >> 0) & 0x01);
|
|
u_csamul_cla16_and11_14 = ((a >> 11) & 0x01) & ((b >> 14) & 0x01);
|
|
u_csamul_cla16_fa11_14_xor0 = ((u_csamul_cla16_and11_14 >> 0) & 0x01) ^ ((u_csamul_cla16_fa12_13_xor1 >> 0) & 0x01);
|
|
u_csamul_cla16_fa11_14_and0 = ((u_csamul_cla16_and11_14 >> 0) & 0x01) & ((u_csamul_cla16_fa12_13_xor1 >> 0) & 0x01);
|
|
u_csamul_cla16_fa11_14_xor1 = ((u_csamul_cla16_fa11_14_xor0 >> 0) & 0x01) ^ ((u_csamul_cla16_fa11_13_or0 >> 0) & 0x01);
|
|
u_csamul_cla16_fa11_14_and1 = ((u_csamul_cla16_fa11_14_xor0 >> 0) & 0x01) & ((u_csamul_cla16_fa11_13_or0 >> 0) & 0x01);
|
|
u_csamul_cla16_fa11_14_or0 = ((u_csamul_cla16_fa11_14_and0 >> 0) & 0x01) | ((u_csamul_cla16_fa11_14_and1 >> 0) & 0x01);
|
|
u_csamul_cla16_and12_14 = ((a >> 12) & 0x01) & ((b >> 14) & 0x01);
|
|
u_csamul_cla16_fa12_14_xor0 = ((u_csamul_cla16_and12_14 >> 0) & 0x01) ^ ((u_csamul_cla16_fa13_13_xor1 >> 0) & 0x01);
|
|
u_csamul_cla16_fa12_14_and0 = ((u_csamul_cla16_and12_14 >> 0) & 0x01) & ((u_csamul_cla16_fa13_13_xor1 >> 0) & 0x01);
|
|
u_csamul_cla16_fa12_14_xor1 = ((u_csamul_cla16_fa12_14_xor0 >> 0) & 0x01) ^ ((u_csamul_cla16_fa12_13_or0 >> 0) & 0x01);
|
|
u_csamul_cla16_fa12_14_and1 = ((u_csamul_cla16_fa12_14_xor0 >> 0) & 0x01) & ((u_csamul_cla16_fa12_13_or0 >> 0) & 0x01);
|
|
u_csamul_cla16_fa12_14_or0 = ((u_csamul_cla16_fa12_14_and0 >> 0) & 0x01) | ((u_csamul_cla16_fa12_14_and1 >> 0) & 0x01);
|
|
u_csamul_cla16_and13_14 = ((a >> 13) & 0x01) & ((b >> 14) & 0x01);
|
|
u_csamul_cla16_fa13_14_xor0 = ((u_csamul_cla16_and13_14 >> 0) & 0x01) ^ ((u_csamul_cla16_fa14_13_xor1 >> 0) & 0x01);
|
|
u_csamul_cla16_fa13_14_and0 = ((u_csamul_cla16_and13_14 >> 0) & 0x01) & ((u_csamul_cla16_fa14_13_xor1 >> 0) & 0x01);
|
|
u_csamul_cla16_fa13_14_xor1 = ((u_csamul_cla16_fa13_14_xor0 >> 0) & 0x01) ^ ((u_csamul_cla16_fa13_13_or0 >> 0) & 0x01);
|
|
u_csamul_cla16_fa13_14_and1 = ((u_csamul_cla16_fa13_14_xor0 >> 0) & 0x01) & ((u_csamul_cla16_fa13_13_or0 >> 0) & 0x01);
|
|
u_csamul_cla16_fa13_14_or0 = ((u_csamul_cla16_fa13_14_and0 >> 0) & 0x01) | ((u_csamul_cla16_fa13_14_and1 >> 0) & 0x01);
|
|
u_csamul_cla16_and14_14 = ((a >> 14) & 0x01) & ((b >> 14) & 0x01);
|
|
u_csamul_cla16_fa14_14_xor0 = ((u_csamul_cla16_and14_14 >> 0) & 0x01) ^ ((u_csamul_cla16_and15_13 >> 0) & 0x01);
|
|
u_csamul_cla16_fa14_14_and0 = ((u_csamul_cla16_and14_14 >> 0) & 0x01) & ((u_csamul_cla16_and15_13 >> 0) & 0x01);
|
|
u_csamul_cla16_fa14_14_xor1 = ((u_csamul_cla16_fa14_14_xor0 >> 0) & 0x01) ^ ((u_csamul_cla16_fa14_13_or0 >> 0) & 0x01);
|
|
u_csamul_cla16_fa14_14_and1 = ((u_csamul_cla16_fa14_14_xor0 >> 0) & 0x01) & ((u_csamul_cla16_fa14_13_or0 >> 0) & 0x01);
|
|
u_csamul_cla16_fa14_14_or0 = ((u_csamul_cla16_fa14_14_and0 >> 0) & 0x01) | ((u_csamul_cla16_fa14_14_and1 >> 0) & 0x01);
|
|
u_csamul_cla16_and15_14 = ((a >> 15) & 0x01) & ((b >> 14) & 0x01);
|
|
u_csamul_cla16_and0_15 = ((a >> 0) & 0x01) & ((b >> 15) & 0x01);
|
|
u_csamul_cla16_fa0_15_xor0 = ((u_csamul_cla16_and0_15 >> 0) & 0x01) ^ ((u_csamul_cla16_fa1_14_xor1 >> 0) & 0x01);
|
|
u_csamul_cla16_fa0_15_and0 = ((u_csamul_cla16_and0_15 >> 0) & 0x01) & ((u_csamul_cla16_fa1_14_xor1 >> 0) & 0x01);
|
|
u_csamul_cla16_fa0_15_xor1 = ((u_csamul_cla16_fa0_15_xor0 >> 0) & 0x01) ^ ((u_csamul_cla16_fa0_14_or0 >> 0) & 0x01);
|
|
u_csamul_cla16_fa0_15_and1 = ((u_csamul_cla16_fa0_15_xor0 >> 0) & 0x01) & ((u_csamul_cla16_fa0_14_or0 >> 0) & 0x01);
|
|
u_csamul_cla16_fa0_15_or0 = ((u_csamul_cla16_fa0_15_and0 >> 0) & 0x01) | ((u_csamul_cla16_fa0_15_and1 >> 0) & 0x01);
|
|
u_csamul_cla16_and1_15 = ((a >> 1) & 0x01) & ((b >> 15) & 0x01);
|
|
u_csamul_cla16_fa1_15_xor0 = ((u_csamul_cla16_and1_15 >> 0) & 0x01) ^ ((u_csamul_cla16_fa2_14_xor1 >> 0) & 0x01);
|
|
u_csamul_cla16_fa1_15_and0 = ((u_csamul_cla16_and1_15 >> 0) & 0x01) & ((u_csamul_cla16_fa2_14_xor1 >> 0) & 0x01);
|
|
u_csamul_cla16_fa1_15_xor1 = ((u_csamul_cla16_fa1_15_xor0 >> 0) & 0x01) ^ ((u_csamul_cla16_fa1_14_or0 >> 0) & 0x01);
|
|
u_csamul_cla16_fa1_15_and1 = ((u_csamul_cla16_fa1_15_xor0 >> 0) & 0x01) & ((u_csamul_cla16_fa1_14_or0 >> 0) & 0x01);
|
|
u_csamul_cla16_fa1_15_or0 = ((u_csamul_cla16_fa1_15_and0 >> 0) & 0x01) | ((u_csamul_cla16_fa1_15_and1 >> 0) & 0x01);
|
|
u_csamul_cla16_and2_15 = ((a >> 2) & 0x01) & ((b >> 15) & 0x01);
|
|
u_csamul_cla16_fa2_15_xor0 = ((u_csamul_cla16_and2_15 >> 0) & 0x01) ^ ((u_csamul_cla16_fa3_14_xor1 >> 0) & 0x01);
|
|
u_csamul_cla16_fa2_15_and0 = ((u_csamul_cla16_and2_15 >> 0) & 0x01) & ((u_csamul_cla16_fa3_14_xor1 >> 0) & 0x01);
|
|
u_csamul_cla16_fa2_15_xor1 = ((u_csamul_cla16_fa2_15_xor0 >> 0) & 0x01) ^ ((u_csamul_cla16_fa2_14_or0 >> 0) & 0x01);
|
|
u_csamul_cla16_fa2_15_and1 = ((u_csamul_cla16_fa2_15_xor0 >> 0) & 0x01) & ((u_csamul_cla16_fa2_14_or0 >> 0) & 0x01);
|
|
u_csamul_cla16_fa2_15_or0 = ((u_csamul_cla16_fa2_15_and0 >> 0) & 0x01) | ((u_csamul_cla16_fa2_15_and1 >> 0) & 0x01);
|
|
u_csamul_cla16_and3_15 = ((a >> 3) & 0x01) & ((b >> 15) & 0x01);
|
|
u_csamul_cla16_fa3_15_xor0 = ((u_csamul_cla16_and3_15 >> 0) & 0x01) ^ ((u_csamul_cla16_fa4_14_xor1 >> 0) & 0x01);
|
|
u_csamul_cla16_fa3_15_and0 = ((u_csamul_cla16_and3_15 >> 0) & 0x01) & ((u_csamul_cla16_fa4_14_xor1 >> 0) & 0x01);
|
|
u_csamul_cla16_fa3_15_xor1 = ((u_csamul_cla16_fa3_15_xor0 >> 0) & 0x01) ^ ((u_csamul_cla16_fa3_14_or0 >> 0) & 0x01);
|
|
u_csamul_cla16_fa3_15_and1 = ((u_csamul_cla16_fa3_15_xor0 >> 0) & 0x01) & ((u_csamul_cla16_fa3_14_or0 >> 0) & 0x01);
|
|
u_csamul_cla16_fa3_15_or0 = ((u_csamul_cla16_fa3_15_and0 >> 0) & 0x01) | ((u_csamul_cla16_fa3_15_and1 >> 0) & 0x01);
|
|
u_csamul_cla16_and4_15 = ((a >> 4) & 0x01) & ((b >> 15) & 0x01);
|
|
u_csamul_cla16_fa4_15_xor0 = ((u_csamul_cla16_and4_15 >> 0) & 0x01) ^ ((u_csamul_cla16_fa5_14_xor1 >> 0) & 0x01);
|
|
u_csamul_cla16_fa4_15_and0 = ((u_csamul_cla16_and4_15 >> 0) & 0x01) & ((u_csamul_cla16_fa5_14_xor1 >> 0) & 0x01);
|
|
u_csamul_cla16_fa4_15_xor1 = ((u_csamul_cla16_fa4_15_xor0 >> 0) & 0x01) ^ ((u_csamul_cla16_fa4_14_or0 >> 0) & 0x01);
|
|
u_csamul_cla16_fa4_15_and1 = ((u_csamul_cla16_fa4_15_xor0 >> 0) & 0x01) & ((u_csamul_cla16_fa4_14_or0 >> 0) & 0x01);
|
|
u_csamul_cla16_fa4_15_or0 = ((u_csamul_cla16_fa4_15_and0 >> 0) & 0x01) | ((u_csamul_cla16_fa4_15_and1 >> 0) & 0x01);
|
|
u_csamul_cla16_and5_15 = ((a >> 5) & 0x01) & ((b >> 15) & 0x01);
|
|
u_csamul_cla16_fa5_15_xor0 = ((u_csamul_cla16_and5_15 >> 0) & 0x01) ^ ((u_csamul_cla16_fa6_14_xor1 >> 0) & 0x01);
|
|
u_csamul_cla16_fa5_15_and0 = ((u_csamul_cla16_and5_15 >> 0) & 0x01) & ((u_csamul_cla16_fa6_14_xor1 >> 0) & 0x01);
|
|
u_csamul_cla16_fa5_15_xor1 = ((u_csamul_cla16_fa5_15_xor0 >> 0) & 0x01) ^ ((u_csamul_cla16_fa5_14_or0 >> 0) & 0x01);
|
|
u_csamul_cla16_fa5_15_and1 = ((u_csamul_cla16_fa5_15_xor0 >> 0) & 0x01) & ((u_csamul_cla16_fa5_14_or0 >> 0) & 0x01);
|
|
u_csamul_cla16_fa5_15_or0 = ((u_csamul_cla16_fa5_15_and0 >> 0) & 0x01) | ((u_csamul_cla16_fa5_15_and1 >> 0) & 0x01);
|
|
u_csamul_cla16_and6_15 = ((a >> 6) & 0x01) & ((b >> 15) & 0x01);
|
|
u_csamul_cla16_fa6_15_xor0 = ((u_csamul_cla16_and6_15 >> 0) & 0x01) ^ ((u_csamul_cla16_fa7_14_xor1 >> 0) & 0x01);
|
|
u_csamul_cla16_fa6_15_and0 = ((u_csamul_cla16_and6_15 >> 0) & 0x01) & ((u_csamul_cla16_fa7_14_xor1 >> 0) & 0x01);
|
|
u_csamul_cla16_fa6_15_xor1 = ((u_csamul_cla16_fa6_15_xor0 >> 0) & 0x01) ^ ((u_csamul_cla16_fa6_14_or0 >> 0) & 0x01);
|
|
u_csamul_cla16_fa6_15_and1 = ((u_csamul_cla16_fa6_15_xor0 >> 0) & 0x01) & ((u_csamul_cla16_fa6_14_or0 >> 0) & 0x01);
|
|
u_csamul_cla16_fa6_15_or0 = ((u_csamul_cla16_fa6_15_and0 >> 0) & 0x01) | ((u_csamul_cla16_fa6_15_and1 >> 0) & 0x01);
|
|
u_csamul_cla16_and7_15 = ((a >> 7) & 0x01) & ((b >> 15) & 0x01);
|
|
u_csamul_cla16_fa7_15_xor0 = ((u_csamul_cla16_and7_15 >> 0) & 0x01) ^ ((u_csamul_cla16_fa8_14_xor1 >> 0) & 0x01);
|
|
u_csamul_cla16_fa7_15_and0 = ((u_csamul_cla16_and7_15 >> 0) & 0x01) & ((u_csamul_cla16_fa8_14_xor1 >> 0) & 0x01);
|
|
u_csamul_cla16_fa7_15_xor1 = ((u_csamul_cla16_fa7_15_xor0 >> 0) & 0x01) ^ ((u_csamul_cla16_fa7_14_or0 >> 0) & 0x01);
|
|
u_csamul_cla16_fa7_15_and1 = ((u_csamul_cla16_fa7_15_xor0 >> 0) & 0x01) & ((u_csamul_cla16_fa7_14_or0 >> 0) & 0x01);
|
|
u_csamul_cla16_fa7_15_or0 = ((u_csamul_cla16_fa7_15_and0 >> 0) & 0x01) | ((u_csamul_cla16_fa7_15_and1 >> 0) & 0x01);
|
|
u_csamul_cla16_and8_15 = ((a >> 8) & 0x01) & ((b >> 15) & 0x01);
|
|
u_csamul_cla16_fa8_15_xor0 = ((u_csamul_cla16_and8_15 >> 0) & 0x01) ^ ((u_csamul_cla16_fa9_14_xor1 >> 0) & 0x01);
|
|
u_csamul_cla16_fa8_15_and0 = ((u_csamul_cla16_and8_15 >> 0) & 0x01) & ((u_csamul_cla16_fa9_14_xor1 >> 0) & 0x01);
|
|
u_csamul_cla16_fa8_15_xor1 = ((u_csamul_cla16_fa8_15_xor0 >> 0) & 0x01) ^ ((u_csamul_cla16_fa8_14_or0 >> 0) & 0x01);
|
|
u_csamul_cla16_fa8_15_and1 = ((u_csamul_cla16_fa8_15_xor0 >> 0) & 0x01) & ((u_csamul_cla16_fa8_14_or0 >> 0) & 0x01);
|
|
u_csamul_cla16_fa8_15_or0 = ((u_csamul_cla16_fa8_15_and0 >> 0) & 0x01) | ((u_csamul_cla16_fa8_15_and1 >> 0) & 0x01);
|
|
u_csamul_cla16_and9_15 = ((a >> 9) & 0x01) & ((b >> 15) & 0x01);
|
|
u_csamul_cla16_fa9_15_xor0 = ((u_csamul_cla16_and9_15 >> 0) & 0x01) ^ ((u_csamul_cla16_fa10_14_xor1 >> 0) & 0x01);
|
|
u_csamul_cla16_fa9_15_and0 = ((u_csamul_cla16_and9_15 >> 0) & 0x01) & ((u_csamul_cla16_fa10_14_xor1 >> 0) & 0x01);
|
|
u_csamul_cla16_fa9_15_xor1 = ((u_csamul_cla16_fa9_15_xor0 >> 0) & 0x01) ^ ((u_csamul_cla16_fa9_14_or0 >> 0) & 0x01);
|
|
u_csamul_cla16_fa9_15_and1 = ((u_csamul_cla16_fa9_15_xor0 >> 0) & 0x01) & ((u_csamul_cla16_fa9_14_or0 >> 0) & 0x01);
|
|
u_csamul_cla16_fa9_15_or0 = ((u_csamul_cla16_fa9_15_and0 >> 0) & 0x01) | ((u_csamul_cla16_fa9_15_and1 >> 0) & 0x01);
|
|
u_csamul_cla16_and10_15 = ((a >> 10) & 0x01) & ((b >> 15) & 0x01);
|
|
u_csamul_cla16_fa10_15_xor0 = ((u_csamul_cla16_and10_15 >> 0) & 0x01) ^ ((u_csamul_cla16_fa11_14_xor1 >> 0) & 0x01);
|
|
u_csamul_cla16_fa10_15_and0 = ((u_csamul_cla16_and10_15 >> 0) & 0x01) & ((u_csamul_cla16_fa11_14_xor1 >> 0) & 0x01);
|
|
u_csamul_cla16_fa10_15_xor1 = ((u_csamul_cla16_fa10_15_xor0 >> 0) & 0x01) ^ ((u_csamul_cla16_fa10_14_or0 >> 0) & 0x01);
|
|
u_csamul_cla16_fa10_15_and1 = ((u_csamul_cla16_fa10_15_xor0 >> 0) & 0x01) & ((u_csamul_cla16_fa10_14_or0 >> 0) & 0x01);
|
|
u_csamul_cla16_fa10_15_or0 = ((u_csamul_cla16_fa10_15_and0 >> 0) & 0x01) | ((u_csamul_cla16_fa10_15_and1 >> 0) & 0x01);
|
|
u_csamul_cla16_and11_15 = ((a >> 11) & 0x01) & ((b >> 15) & 0x01);
|
|
u_csamul_cla16_fa11_15_xor0 = ((u_csamul_cla16_and11_15 >> 0) & 0x01) ^ ((u_csamul_cla16_fa12_14_xor1 >> 0) & 0x01);
|
|
u_csamul_cla16_fa11_15_and0 = ((u_csamul_cla16_and11_15 >> 0) & 0x01) & ((u_csamul_cla16_fa12_14_xor1 >> 0) & 0x01);
|
|
u_csamul_cla16_fa11_15_xor1 = ((u_csamul_cla16_fa11_15_xor0 >> 0) & 0x01) ^ ((u_csamul_cla16_fa11_14_or0 >> 0) & 0x01);
|
|
u_csamul_cla16_fa11_15_and1 = ((u_csamul_cla16_fa11_15_xor0 >> 0) & 0x01) & ((u_csamul_cla16_fa11_14_or0 >> 0) & 0x01);
|
|
u_csamul_cla16_fa11_15_or0 = ((u_csamul_cla16_fa11_15_and0 >> 0) & 0x01) | ((u_csamul_cla16_fa11_15_and1 >> 0) & 0x01);
|
|
u_csamul_cla16_and12_15 = ((a >> 12) & 0x01) & ((b >> 15) & 0x01);
|
|
u_csamul_cla16_fa12_15_xor0 = ((u_csamul_cla16_and12_15 >> 0) & 0x01) ^ ((u_csamul_cla16_fa13_14_xor1 >> 0) & 0x01);
|
|
u_csamul_cla16_fa12_15_and0 = ((u_csamul_cla16_and12_15 >> 0) & 0x01) & ((u_csamul_cla16_fa13_14_xor1 >> 0) & 0x01);
|
|
u_csamul_cla16_fa12_15_xor1 = ((u_csamul_cla16_fa12_15_xor0 >> 0) & 0x01) ^ ((u_csamul_cla16_fa12_14_or0 >> 0) & 0x01);
|
|
u_csamul_cla16_fa12_15_and1 = ((u_csamul_cla16_fa12_15_xor0 >> 0) & 0x01) & ((u_csamul_cla16_fa12_14_or0 >> 0) & 0x01);
|
|
u_csamul_cla16_fa12_15_or0 = ((u_csamul_cla16_fa12_15_and0 >> 0) & 0x01) | ((u_csamul_cla16_fa12_15_and1 >> 0) & 0x01);
|
|
u_csamul_cla16_and13_15 = ((a >> 13) & 0x01) & ((b >> 15) & 0x01);
|
|
u_csamul_cla16_fa13_15_xor0 = ((u_csamul_cla16_and13_15 >> 0) & 0x01) ^ ((u_csamul_cla16_fa14_14_xor1 >> 0) & 0x01);
|
|
u_csamul_cla16_fa13_15_and0 = ((u_csamul_cla16_and13_15 >> 0) & 0x01) & ((u_csamul_cla16_fa14_14_xor1 >> 0) & 0x01);
|
|
u_csamul_cla16_fa13_15_xor1 = ((u_csamul_cla16_fa13_15_xor0 >> 0) & 0x01) ^ ((u_csamul_cla16_fa13_14_or0 >> 0) & 0x01);
|
|
u_csamul_cla16_fa13_15_and1 = ((u_csamul_cla16_fa13_15_xor0 >> 0) & 0x01) & ((u_csamul_cla16_fa13_14_or0 >> 0) & 0x01);
|
|
u_csamul_cla16_fa13_15_or0 = ((u_csamul_cla16_fa13_15_and0 >> 0) & 0x01) | ((u_csamul_cla16_fa13_15_and1 >> 0) & 0x01);
|
|
u_csamul_cla16_and14_15 = ((a >> 14) & 0x01) & ((b >> 15) & 0x01);
|
|
u_csamul_cla16_fa14_15_xor0 = ((u_csamul_cla16_and14_15 >> 0) & 0x01) ^ ((u_csamul_cla16_and15_14 >> 0) & 0x01);
|
|
u_csamul_cla16_fa14_15_and0 = ((u_csamul_cla16_and14_15 >> 0) & 0x01) & ((u_csamul_cla16_and15_14 >> 0) & 0x01);
|
|
u_csamul_cla16_fa14_15_xor1 = ((u_csamul_cla16_fa14_15_xor0 >> 0) & 0x01) ^ ((u_csamul_cla16_fa14_14_or0 >> 0) & 0x01);
|
|
u_csamul_cla16_fa14_15_and1 = ((u_csamul_cla16_fa14_15_xor0 >> 0) & 0x01) & ((u_csamul_cla16_fa14_14_or0 >> 0) & 0x01);
|
|
u_csamul_cla16_fa14_15_or0 = ((u_csamul_cla16_fa14_15_and0 >> 0) & 0x01) | ((u_csamul_cla16_fa14_15_and1 >> 0) & 0x01);
|
|
u_csamul_cla16_and15_15 = ((a >> 15) & 0x01) & ((b >> 15) & 0x01);
|
|
u_csamul_cla16_u_cla16_pg_logic0_or0 = ((u_csamul_cla16_fa1_15_xor1 >> 0) & 0x01) | ((u_csamul_cla16_fa0_15_or0 >> 0) & 0x01);
|
|
u_csamul_cla16_u_cla16_pg_logic0_and0 = ((u_csamul_cla16_fa1_15_xor1 >> 0) & 0x01) & ((u_csamul_cla16_fa0_15_or0 >> 0) & 0x01);
|
|
u_csamul_cla16_u_cla16_pg_logic0_xor0 = ((u_csamul_cla16_fa1_15_xor1 >> 0) & 0x01) ^ ((u_csamul_cla16_fa0_15_or0 >> 0) & 0x01);
|
|
u_csamul_cla16_u_cla16_pg_logic1_or0 = ((u_csamul_cla16_fa2_15_xor1 >> 0) & 0x01) | ((u_csamul_cla16_fa1_15_or0 >> 0) & 0x01);
|
|
u_csamul_cla16_u_cla16_pg_logic1_and0 = ((u_csamul_cla16_fa2_15_xor1 >> 0) & 0x01) & ((u_csamul_cla16_fa1_15_or0 >> 0) & 0x01);
|
|
u_csamul_cla16_u_cla16_pg_logic1_xor0 = ((u_csamul_cla16_fa2_15_xor1 >> 0) & 0x01) ^ ((u_csamul_cla16_fa1_15_or0 >> 0) & 0x01);
|
|
u_csamul_cla16_u_cla16_xor1 = ((u_csamul_cla16_u_cla16_pg_logic1_xor0 >> 0) & 0x01) ^ ((u_csamul_cla16_u_cla16_pg_logic0_and0 >> 0) & 0x01);
|
|
u_csamul_cla16_u_cla16_and0 = ((u_csamul_cla16_u_cla16_pg_logic0_and0 >> 0) & 0x01) & ((u_csamul_cla16_u_cla16_pg_logic1_or0 >> 0) & 0x01);
|
|
u_csamul_cla16_u_cla16_or0 = ((u_csamul_cla16_u_cla16_pg_logic1_and0 >> 0) & 0x01) | ((u_csamul_cla16_u_cla16_and0 >> 0) & 0x01);
|
|
u_csamul_cla16_u_cla16_pg_logic2_or0 = ((u_csamul_cla16_fa3_15_xor1 >> 0) & 0x01) | ((u_csamul_cla16_fa2_15_or0 >> 0) & 0x01);
|
|
u_csamul_cla16_u_cla16_pg_logic2_and0 = ((u_csamul_cla16_fa3_15_xor1 >> 0) & 0x01) & ((u_csamul_cla16_fa2_15_or0 >> 0) & 0x01);
|
|
u_csamul_cla16_u_cla16_pg_logic2_xor0 = ((u_csamul_cla16_fa3_15_xor1 >> 0) & 0x01) ^ ((u_csamul_cla16_fa2_15_or0 >> 0) & 0x01);
|
|
u_csamul_cla16_u_cla16_xor2 = ((u_csamul_cla16_u_cla16_pg_logic2_xor0 >> 0) & 0x01) ^ ((u_csamul_cla16_u_cla16_or0 >> 0) & 0x01);
|
|
u_csamul_cla16_u_cla16_and1 = ((u_csamul_cla16_u_cla16_pg_logic2_or0 >> 0) & 0x01) & ((u_csamul_cla16_u_cla16_pg_logic0_or0 >> 0) & 0x01);
|
|
u_csamul_cla16_u_cla16_and2 = ((u_csamul_cla16_u_cla16_pg_logic0_and0 >> 0) & 0x01) & ((u_csamul_cla16_u_cla16_pg_logic2_or0 >> 0) & 0x01);
|
|
u_csamul_cla16_u_cla16_and3 = ((u_csamul_cla16_u_cla16_and2 >> 0) & 0x01) & ((u_csamul_cla16_u_cla16_pg_logic1_or0 >> 0) & 0x01);
|
|
u_csamul_cla16_u_cla16_and4 = ((u_csamul_cla16_u_cla16_pg_logic1_and0 >> 0) & 0x01) & ((u_csamul_cla16_u_cla16_pg_logic2_or0 >> 0) & 0x01);
|
|
u_csamul_cla16_u_cla16_or1 = ((u_csamul_cla16_u_cla16_and3 >> 0) & 0x01) | ((u_csamul_cla16_u_cla16_and4 >> 0) & 0x01);
|
|
u_csamul_cla16_u_cla16_or2 = ((u_csamul_cla16_u_cla16_pg_logic2_and0 >> 0) & 0x01) | ((u_csamul_cla16_u_cla16_or1 >> 0) & 0x01);
|
|
u_csamul_cla16_u_cla16_pg_logic3_or0 = ((u_csamul_cla16_fa4_15_xor1 >> 0) & 0x01) | ((u_csamul_cla16_fa3_15_or0 >> 0) & 0x01);
|
|
u_csamul_cla16_u_cla16_pg_logic3_and0 = ((u_csamul_cla16_fa4_15_xor1 >> 0) & 0x01) & ((u_csamul_cla16_fa3_15_or0 >> 0) & 0x01);
|
|
u_csamul_cla16_u_cla16_pg_logic3_xor0 = ((u_csamul_cla16_fa4_15_xor1 >> 0) & 0x01) ^ ((u_csamul_cla16_fa3_15_or0 >> 0) & 0x01);
|
|
u_csamul_cla16_u_cla16_xor3 = ((u_csamul_cla16_u_cla16_pg_logic3_xor0 >> 0) & 0x01) ^ ((u_csamul_cla16_u_cla16_or2 >> 0) & 0x01);
|
|
u_csamul_cla16_u_cla16_and5 = ((u_csamul_cla16_u_cla16_pg_logic3_or0 >> 0) & 0x01) & ((u_csamul_cla16_u_cla16_pg_logic1_or0 >> 0) & 0x01);
|
|
u_csamul_cla16_u_cla16_and6 = ((u_csamul_cla16_u_cla16_pg_logic0_and0 >> 0) & 0x01) & ((u_csamul_cla16_u_cla16_pg_logic2_or0 >> 0) & 0x01);
|
|
u_csamul_cla16_u_cla16_and7 = ((u_csamul_cla16_u_cla16_pg_logic3_or0 >> 0) & 0x01) & ((u_csamul_cla16_u_cla16_pg_logic1_or0 >> 0) & 0x01);
|
|
u_csamul_cla16_u_cla16_and8 = ((u_csamul_cla16_u_cla16_and6 >> 0) & 0x01) & ((u_csamul_cla16_u_cla16_and7 >> 0) & 0x01);
|
|
u_csamul_cla16_u_cla16_and9 = ((u_csamul_cla16_u_cla16_pg_logic1_and0 >> 0) & 0x01) & ((u_csamul_cla16_u_cla16_pg_logic3_or0 >> 0) & 0x01);
|
|
u_csamul_cla16_u_cla16_and10 = ((u_csamul_cla16_u_cla16_and9 >> 0) & 0x01) & ((u_csamul_cla16_u_cla16_pg_logic2_or0 >> 0) & 0x01);
|
|
u_csamul_cla16_u_cla16_and11 = ((u_csamul_cla16_u_cla16_pg_logic2_and0 >> 0) & 0x01) & ((u_csamul_cla16_u_cla16_pg_logic3_or0 >> 0) & 0x01);
|
|
u_csamul_cla16_u_cla16_or3 = ((u_csamul_cla16_u_cla16_and8 >> 0) & 0x01) | ((u_csamul_cla16_u_cla16_and11 >> 0) & 0x01);
|
|
u_csamul_cla16_u_cla16_or4 = ((u_csamul_cla16_u_cla16_and10 >> 0) & 0x01) | ((u_csamul_cla16_u_cla16_or3 >> 0) & 0x01);
|
|
u_csamul_cla16_u_cla16_or5 = ((u_csamul_cla16_u_cla16_pg_logic3_and0 >> 0) & 0x01) | ((u_csamul_cla16_u_cla16_or4 >> 0) & 0x01);
|
|
u_csamul_cla16_u_cla16_pg_logic4_or0 = ((u_csamul_cla16_fa5_15_xor1 >> 0) & 0x01) | ((u_csamul_cla16_fa4_15_or0 >> 0) & 0x01);
|
|
u_csamul_cla16_u_cla16_pg_logic4_and0 = ((u_csamul_cla16_fa5_15_xor1 >> 0) & 0x01) & ((u_csamul_cla16_fa4_15_or0 >> 0) & 0x01);
|
|
u_csamul_cla16_u_cla16_pg_logic4_xor0 = ((u_csamul_cla16_fa5_15_xor1 >> 0) & 0x01) ^ ((u_csamul_cla16_fa4_15_or0 >> 0) & 0x01);
|
|
u_csamul_cla16_u_cla16_xor4 = ((u_csamul_cla16_u_cla16_pg_logic4_xor0 >> 0) & 0x01) ^ ((u_csamul_cla16_u_cla16_or5 >> 0) & 0x01);
|
|
u_csamul_cla16_u_cla16_and12 = ((u_csamul_cla16_u_cla16_or5 >> 0) & 0x01) & ((u_csamul_cla16_u_cla16_pg_logic4_or0 >> 0) & 0x01);
|
|
u_csamul_cla16_u_cla16_or6 = ((u_csamul_cla16_u_cla16_pg_logic4_and0 >> 0) & 0x01) | ((u_csamul_cla16_u_cla16_and12 >> 0) & 0x01);
|
|
u_csamul_cla16_u_cla16_pg_logic5_or0 = ((u_csamul_cla16_fa6_15_xor1 >> 0) & 0x01) | ((u_csamul_cla16_fa5_15_or0 >> 0) & 0x01);
|
|
u_csamul_cla16_u_cla16_pg_logic5_and0 = ((u_csamul_cla16_fa6_15_xor1 >> 0) & 0x01) & ((u_csamul_cla16_fa5_15_or0 >> 0) & 0x01);
|
|
u_csamul_cla16_u_cla16_pg_logic5_xor0 = ((u_csamul_cla16_fa6_15_xor1 >> 0) & 0x01) ^ ((u_csamul_cla16_fa5_15_or0 >> 0) & 0x01);
|
|
u_csamul_cla16_u_cla16_xor5 = ((u_csamul_cla16_u_cla16_pg_logic5_xor0 >> 0) & 0x01) ^ ((u_csamul_cla16_u_cla16_or6 >> 0) & 0x01);
|
|
u_csamul_cla16_u_cla16_and13 = ((u_csamul_cla16_u_cla16_or5 >> 0) & 0x01) & ((u_csamul_cla16_u_cla16_pg_logic5_or0 >> 0) & 0x01);
|
|
u_csamul_cla16_u_cla16_and14 = ((u_csamul_cla16_u_cla16_and13 >> 0) & 0x01) & ((u_csamul_cla16_u_cla16_pg_logic4_or0 >> 0) & 0x01);
|
|
u_csamul_cla16_u_cla16_and15 = ((u_csamul_cla16_u_cla16_pg_logic4_and0 >> 0) & 0x01) & ((u_csamul_cla16_u_cla16_pg_logic5_or0 >> 0) & 0x01);
|
|
u_csamul_cla16_u_cla16_or7 = ((u_csamul_cla16_u_cla16_and14 >> 0) & 0x01) | ((u_csamul_cla16_u_cla16_and15 >> 0) & 0x01);
|
|
u_csamul_cla16_u_cla16_or8 = ((u_csamul_cla16_u_cla16_pg_logic5_and0 >> 0) & 0x01) | ((u_csamul_cla16_u_cla16_or7 >> 0) & 0x01);
|
|
u_csamul_cla16_u_cla16_pg_logic6_or0 = ((u_csamul_cla16_fa7_15_xor1 >> 0) & 0x01) | ((u_csamul_cla16_fa6_15_or0 >> 0) & 0x01);
|
|
u_csamul_cla16_u_cla16_pg_logic6_and0 = ((u_csamul_cla16_fa7_15_xor1 >> 0) & 0x01) & ((u_csamul_cla16_fa6_15_or0 >> 0) & 0x01);
|
|
u_csamul_cla16_u_cla16_pg_logic6_xor0 = ((u_csamul_cla16_fa7_15_xor1 >> 0) & 0x01) ^ ((u_csamul_cla16_fa6_15_or0 >> 0) & 0x01);
|
|
u_csamul_cla16_u_cla16_xor6 = ((u_csamul_cla16_u_cla16_pg_logic6_xor0 >> 0) & 0x01) ^ ((u_csamul_cla16_u_cla16_or8 >> 0) & 0x01);
|
|
u_csamul_cla16_u_cla16_and16 = ((u_csamul_cla16_u_cla16_or5 >> 0) & 0x01) & ((u_csamul_cla16_u_cla16_pg_logic5_or0 >> 0) & 0x01);
|
|
u_csamul_cla16_u_cla16_and17 = ((u_csamul_cla16_u_cla16_pg_logic6_or0 >> 0) & 0x01) & ((u_csamul_cla16_u_cla16_pg_logic4_or0 >> 0) & 0x01);
|
|
u_csamul_cla16_u_cla16_and18 = ((u_csamul_cla16_u_cla16_and16 >> 0) & 0x01) & ((u_csamul_cla16_u_cla16_and17 >> 0) & 0x01);
|
|
u_csamul_cla16_u_cla16_and19 = ((u_csamul_cla16_u_cla16_pg_logic4_and0 >> 0) & 0x01) & ((u_csamul_cla16_u_cla16_pg_logic6_or0 >> 0) & 0x01);
|
|
u_csamul_cla16_u_cla16_and20 = ((u_csamul_cla16_u_cla16_and19 >> 0) & 0x01) & ((u_csamul_cla16_u_cla16_pg_logic5_or0 >> 0) & 0x01);
|
|
u_csamul_cla16_u_cla16_and21 = ((u_csamul_cla16_u_cla16_pg_logic5_and0 >> 0) & 0x01) & ((u_csamul_cla16_u_cla16_pg_logic6_or0 >> 0) & 0x01);
|
|
u_csamul_cla16_u_cla16_or9 = ((u_csamul_cla16_u_cla16_and18 >> 0) & 0x01) | ((u_csamul_cla16_u_cla16_and20 >> 0) & 0x01);
|
|
u_csamul_cla16_u_cla16_or10 = ((u_csamul_cla16_u_cla16_or9 >> 0) & 0x01) | ((u_csamul_cla16_u_cla16_and21 >> 0) & 0x01);
|
|
u_csamul_cla16_u_cla16_or11 = ((u_csamul_cla16_u_cla16_pg_logic6_and0 >> 0) & 0x01) | ((u_csamul_cla16_u_cla16_or10 >> 0) & 0x01);
|
|
u_csamul_cla16_u_cla16_pg_logic7_or0 = ((u_csamul_cla16_fa8_15_xor1 >> 0) & 0x01) | ((u_csamul_cla16_fa7_15_or0 >> 0) & 0x01);
|
|
u_csamul_cla16_u_cla16_pg_logic7_and0 = ((u_csamul_cla16_fa8_15_xor1 >> 0) & 0x01) & ((u_csamul_cla16_fa7_15_or0 >> 0) & 0x01);
|
|
u_csamul_cla16_u_cla16_pg_logic7_xor0 = ((u_csamul_cla16_fa8_15_xor1 >> 0) & 0x01) ^ ((u_csamul_cla16_fa7_15_or0 >> 0) & 0x01);
|
|
u_csamul_cla16_u_cla16_xor7 = ((u_csamul_cla16_u_cla16_pg_logic7_xor0 >> 0) & 0x01) ^ ((u_csamul_cla16_u_cla16_or11 >> 0) & 0x01);
|
|
u_csamul_cla16_u_cla16_and22 = ((u_csamul_cla16_u_cla16_or5 >> 0) & 0x01) & ((u_csamul_cla16_u_cla16_pg_logic6_or0 >> 0) & 0x01);
|
|
u_csamul_cla16_u_cla16_and23 = ((u_csamul_cla16_u_cla16_pg_logic7_or0 >> 0) & 0x01) & ((u_csamul_cla16_u_cla16_pg_logic5_or0 >> 0) & 0x01);
|
|
u_csamul_cla16_u_cla16_and24 = ((u_csamul_cla16_u_cla16_and22 >> 0) & 0x01) & ((u_csamul_cla16_u_cla16_and23 >> 0) & 0x01);
|
|
u_csamul_cla16_u_cla16_and25 = ((u_csamul_cla16_u_cla16_and24 >> 0) & 0x01) & ((u_csamul_cla16_u_cla16_pg_logic4_or0 >> 0) & 0x01);
|
|
u_csamul_cla16_u_cla16_and26 = ((u_csamul_cla16_u_cla16_pg_logic4_and0 >> 0) & 0x01) & ((u_csamul_cla16_u_cla16_pg_logic6_or0 >> 0) & 0x01);
|
|
u_csamul_cla16_u_cla16_and27 = ((u_csamul_cla16_u_cla16_pg_logic7_or0 >> 0) & 0x01) & ((u_csamul_cla16_u_cla16_pg_logic5_or0 >> 0) & 0x01);
|
|
u_csamul_cla16_u_cla16_and28 = ((u_csamul_cla16_u_cla16_and26 >> 0) & 0x01) & ((u_csamul_cla16_u_cla16_and27 >> 0) & 0x01);
|
|
u_csamul_cla16_u_cla16_and29 = ((u_csamul_cla16_u_cla16_pg_logic5_and0 >> 0) & 0x01) & ((u_csamul_cla16_u_cla16_pg_logic7_or0 >> 0) & 0x01);
|
|
u_csamul_cla16_u_cla16_and30 = ((u_csamul_cla16_u_cla16_and29 >> 0) & 0x01) & ((u_csamul_cla16_u_cla16_pg_logic6_or0 >> 0) & 0x01);
|
|
u_csamul_cla16_u_cla16_and31 = ((u_csamul_cla16_u_cla16_pg_logic6_and0 >> 0) & 0x01) & ((u_csamul_cla16_u_cla16_pg_logic7_or0 >> 0) & 0x01);
|
|
u_csamul_cla16_u_cla16_or12 = ((u_csamul_cla16_u_cla16_and25 >> 0) & 0x01) | ((u_csamul_cla16_u_cla16_and30 >> 0) & 0x01);
|
|
u_csamul_cla16_u_cla16_or13 = ((u_csamul_cla16_u_cla16_and28 >> 0) & 0x01) | ((u_csamul_cla16_u_cla16_and31 >> 0) & 0x01);
|
|
u_csamul_cla16_u_cla16_or14 = ((u_csamul_cla16_u_cla16_or12 >> 0) & 0x01) | ((u_csamul_cla16_u_cla16_or13 >> 0) & 0x01);
|
|
u_csamul_cla16_u_cla16_or15 = ((u_csamul_cla16_u_cla16_pg_logic7_and0 >> 0) & 0x01) | ((u_csamul_cla16_u_cla16_or14 >> 0) & 0x01);
|
|
u_csamul_cla16_u_cla16_pg_logic8_or0 = ((u_csamul_cla16_fa9_15_xor1 >> 0) & 0x01) | ((u_csamul_cla16_fa8_15_or0 >> 0) & 0x01);
|
|
u_csamul_cla16_u_cla16_pg_logic8_and0 = ((u_csamul_cla16_fa9_15_xor1 >> 0) & 0x01) & ((u_csamul_cla16_fa8_15_or0 >> 0) & 0x01);
|
|
u_csamul_cla16_u_cla16_pg_logic8_xor0 = ((u_csamul_cla16_fa9_15_xor1 >> 0) & 0x01) ^ ((u_csamul_cla16_fa8_15_or0 >> 0) & 0x01);
|
|
u_csamul_cla16_u_cla16_xor8 = ((u_csamul_cla16_u_cla16_pg_logic8_xor0 >> 0) & 0x01) ^ ((u_csamul_cla16_u_cla16_or15 >> 0) & 0x01);
|
|
u_csamul_cla16_u_cla16_and32 = ((u_csamul_cla16_u_cla16_or15 >> 0) & 0x01) & ((u_csamul_cla16_u_cla16_pg_logic8_or0 >> 0) & 0x01);
|
|
u_csamul_cla16_u_cla16_or16 = ((u_csamul_cla16_u_cla16_pg_logic8_and0 >> 0) & 0x01) | ((u_csamul_cla16_u_cla16_and32 >> 0) & 0x01);
|
|
u_csamul_cla16_u_cla16_pg_logic9_or0 = ((u_csamul_cla16_fa10_15_xor1 >> 0) & 0x01) | ((u_csamul_cla16_fa9_15_or0 >> 0) & 0x01);
|
|
u_csamul_cla16_u_cla16_pg_logic9_and0 = ((u_csamul_cla16_fa10_15_xor1 >> 0) & 0x01) & ((u_csamul_cla16_fa9_15_or0 >> 0) & 0x01);
|
|
u_csamul_cla16_u_cla16_pg_logic9_xor0 = ((u_csamul_cla16_fa10_15_xor1 >> 0) & 0x01) ^ ((u_csamul_cla16_fa9_15_or0 >> 0) & 0x01);
|
|
u_csamul_cla16_u_cla16_xor9 = ((u_csamul_cla16_u_cla16_pg_logic9_xor0 >> 0) & 0x01) ^ ((u_csamul_cla16_u_cla16_or16 >> 0) & 0x01);
|
|
u_csamul_cla16_u_cla16_and33 = ((u_csamul_cla16_u_cla16_or15 >> 0) & 0x01) & ((u_csamul_cla16_u_cla16_pg_logic9_or0 >> 0) & 0x01);
|
|
u_csamul_cla16_u_cla16_and34 = ((u_csamul_cla16_u_cla16_and33 >> 0) & 0x01) & ((u_csamul_cla16_u_cla16_pg_logic8_or0 >> 0) & 0x01);
|
|
u_csamul_cla16_u_cla16_and35 = ((u_csamul_cla16_u_cla16_pg_logic8_and0 >> 0) & 0x01) & ((u_csamul_cla16_u_cla16_pg_logic9_or0 >> 0) & 0x01);
|
|
u_csamul_cla16_u_cla16_or17 = ((u_csamul_cla16_u_cla16_and34 >> 0) & 0x01) | ((u_csamul_cla16_u_cla16_and35 >> 0) & 0x01);
|
|
u_csamul_cla16_u_cla16_or18 = ((u_csamul_cla16_u_cla16_pg_logic9_and0 >> 0) & 0x01) | ((u_csamul_cla16_u_cla16_or17 >> 0) & 0x01);
|
|
u_csamul_cla16_u_cla16_pg_logic10_or0 = ((u_csamul_cla16_fa11_15_xor1 >> 0) & 0x01) | ((u_csamul_cla16_fa10_15_or0 >> 0) & 0x01);
|
|
u_csamul_cla16_u_cla16_pg_logic10_and0 = ((u_csamul_cla16_fa11_15_xor1 >> 0) & 0x01) & ((u_csamul_cla16_fa10_15_or0 >> 0) & 0x01);
|
|
u_csamul_cla16_u_cla16_pg_logic10_xor0 = ((u_csamul_cla16_fa11_15_xor1 >> 0) & 0x01) ^ ((u_csamul_cla16_fa10_15_or0 >> 0) & 0x01);
|
|
u_csamul_cla16_u_cla16_xor10 = ((u_csamul_cla16_u_cla16_pg_logic10_xor0 >> 0) & 0x01) ^ ((u_csamul_cla16_u_cla16_or18 >> 0) & 0x01);
|
|
u_csamul_cla16_u_cla16_and36 = ((u_csamul_cla16_u_cla16_or15 >> 0) & 0x01) & ((u_csamul_cla16_u_cla16_pg_logic9_or0 >> 0) & 0x01);
|
|
u_csamul_cla16_u_cla16_and37 = ((u_csamul_cla16_u_cla16_pg_logic10_or0 >> 0) & 0x01) & ((u_csamul_cla16_u_cla16_pg_logic8_or0 >> 0) & 0x01);
|
|
u_csamul_cla16_u_cla16_and38 = ((u_csamul_cla16_u_cla16_and36 >> 0) & 0x01) & ((u_csamul_cla16_u_cla16_and37 >> 0) & 0x01);
|
|
u_csamul_cla16_u_cla16_and39 = ((u_csamul_cla16_u_cla16_pg_logic8_and0 >> 0) & 0x01) & ((u_csamul_cla16_u_cla16_pg_logic10_or0 >> 0) & 0x01);
|
|
u_csamul_cla16_u_cla16_and40 = ((u_csamul_cla16_u_cla16_and39 >> 0) & 0x01) & ((u_csamul_cla16_u_cla16_pg_logic9_or0 >> 0) & 0x01);
|
|
u_csamul_cla16_u_cla16_and41 = ((u_csamul_cla16_u_cla16_pg_logic9_and0 >> 0) & 0x01) & ((u_csamul_cla16_u_cla16_pg_logic10_or0 >> 0) & 0x01);
|
|
u_csamul_cla16_u_cla16_or19 = ((u_csamul_cla16_u_cla16_and38 >> 0) & 0x01) | ((u_csamul_cla16_u_cla16_and40 >> 0) & 0x01);
|
|
u_csamul_cla16_u_cla16_or20 = ((u_csamul_cla16_u_cla16_or19 >> 0) & 0x01) | ((u_csamul_cla16_u_cla16_and41 >> 0) & 0x01);
|
|
u_csamul_cla16_u_cla16_or21 = ((u_csamul_cla16_u_cla16_pg_logic10_and0 >> 0) & 0x01) | ((u_csamul_cla16_u_cla16_or20 >> 0) & 0x01);
|
|
u_csamul_cla16_u_cla16_pg_logic11_or0 = ((u_csamul_cla16_fa12_15_xor1 >> 0) & 0x01) | ((u_csamul_cla16_fa11_15_or0 >> 0) & 0x01);
|
|
u_csamul_cla16_u_cla16_pg_logic11_and0 = ((u_csamul_cla16_fa12_15_xor1 >> 0) & 0x01) & ((u_csamul_cla16_fa11_15_or0 >> 0) & 0x01);
|
|
u_csamul_cla16_u_cla16_pg_logic11_xor0 = ((u_csamul_cla16_fa12_15_xor1 >> 0) & 0x01) ^ ((u_csamul_cla16_fa11_15_or0 >> 0) & 0x01);
|
|
u_csamul_cla16_u_cla16_xor11 = ((u_csamul_cla16_u_cla16_pg_logic11_xor0 >> 0) & 0x01) ^ ((u_csamul_cla16_u_cla16_or21 >> 0) & 0x01);
|
|
u_csamul_cla16_u_cla16_and42 = ((u_csamul_cla16_u_cla16_or15 >> 0) & 0x01) & ((u_csamul_cla16_u_cla16_pg_logic10_or0 >> 0) & 0x01);
|
|
u_csamul_cla16_u_cla16_and43 = ((u_csamul_cla16_u_cla16_pg_logic11_or0 >> 0) & 0x01) & ((u_csamul_cla16_u_cla16_pg_logic9_or0 >> 0) & 0x01);
|
|
u_csamul_cla16_u_cla16_and44 = ((u_csamul_cla16_u_cla16_and42 >> 0) & 0x01) & ((u_csamul_cla16_u_cla16_and43 >> 0) & 0x01);
|
|
u_csamul_cla16_u_cla16_and45 = ((u_csamul_cla16_u_cla16_and44 >> 0) & 0x01) & ((u_csamul_cla16_u_cla16_pg_logic8_or0 >> 0) & 0x01);
|
|
u_csamul_cla16_u_cla16_and46 = ((u_csamul_cla16_u_cla16_pg_logic8_and0 >> 0) & 0x01) & ((u_csamul_cla16_u_cla16_pg_logic10_or0 >> 0) & 0x01);
|
|
u_csamul_cla16_u_cla16_and47 = ((u_csamul_cla16_u_cla16_pg_logic11_or0 >> 0) & 0x01) & ((u_csamul_cla16_u_cla16_pg_logic9_or0 >> 0) & 0x01);
|
|
u_csamul_cla16_u_cla16_and48 = ((u_csamul_cla16_u_cla16_and46 >> 0) & 0x01) & ((u_csamul_cla16_u_cla16_and47 >> 0) & 0x01);
|
|
u_csamul_cla16_u_cla16_and49 = ((u_csamul_cla16_u_cla16_pg_logic9_and0 >> 0) & 0x01) & ((u_csamul_cla16_u_cla16_pg_logic11_or0 >> 0) & 0x01);
|
|
u_csamul_cla16_u_cla16_and50 = ((u_csamul_cla16_u_cla16_and49 >> 0) & 0x01) & ((u_csamul_cla16_u_cla16_pg_logic10_or0 >> 0) & 0x01);
|
|
u_csamul_cla16_u_cla16_and51 = ((u_csamul_cla16_u_cla16_pg_logic10_and0 >> 0) & 0x01) & ((u_csamul_cla16_u_cla16_pg_logic11_or0 >> 0) & 0x01);
|
|
u_csamul_cla16_u_cla16_or22 = ((u_csamul_cla16_u_cla16_and45 >> 0) & 0x01) | ((u_csamul_cla16_u_cla16_and50 >> 0) & 0x01);
|
|
u_csamul_cla16_u_cla16_or23 = ((u_csamul_cla16_u_cla16_and48 >> 0) & 0x01) | ((u_csamul_cla16_u_cla16_and51 >> 0) & 0x01);
|
|
u_csamul_cla16_u_cla16_or24 = ((u_csamul_cla16_u_cla16_or22 >> 0) & 0x01) | ((u_csamul_cla16_u_cla16_or23 >> 0) & 0x01);
|
|
u_csamul_cla16_u_cla16_or25 = ((u_csamul_cla16_u_cla16_pg_logic11_and0 >> 0) & 0x01) | ((u_csamul_cla16_u_cla16_or24 >> 0) & 0x01);
|
|
u_csamul_cla16_u_cla16_pg_logic12_or0 = ((u_csamul_cla16_fa13_15_xor1 >> 0) & 0x01) | ((u_csamul_cla16_fa12_15_or0 >> 0) & 0x01);
|
|
u_csamul_cla16_u_cla16_pg_logic12_and0 = ((u_csamul_cla16_fa13_15_xor1 >> 0) & 0x01) & ((u_csamul_cla16_fa12_15_or0 >> 0) & 0x01);
|
|
u_csamul_cla16_u_cla16_pg_logic12_xor0 = ((u_csamul_cla16_fa13_15_xor1 >> 0) & 0x01) ^ ((u_csamul_cla16_fa12_15_or0 >> 0) & 0x01);
|
|
u_csamul_cla16_u_cla16_xor12 = ((u_csamul_cla16_u_cla16_pg_logic12_xor0 >> 0) & 0x01) ^ ((u_csamul_cla16_u_cla16_or25 >> 0) & 0x01);
|
|
u_csamul_cla16_u_cla16_and52 = ((u_csamul_cla16_u_cla16_or25 >> 0) & 0x01) & ((u_csamul_cla16_u_cla16_pg_logic12_or0 >> 0) & 0x01);
|
|
u_csamul_cla16_u_cla16_or26 = ((u_csamul_cla16_u_cla16_pg_logic12_and0 >> 0) & 0x01) | ((u_csamul_cla16_u_cla16_and52 >> 0) & 0x01);
|
|
u_csamul_cla16_u_cla16_pg_logic13_or0 = ((u_csamul_cla16_fa14_15_xor1 >> 0) & 0x01) | ((u_csamul_cla16_fa13_15_or0 >> 0) & 0x01);
|
|
u_csamul_cla16_u_cla16_pg_logic13_and0 = ((u_csamul_cla16_fa14_15_xor1 >> 0) & 0x01) & ((u_csamul_cla16_fa13_15_or0 >> 0) & 0x01);
|
|
u_csamul_cla16_u_cla16_pg_logic13_xor0 = ((u_csamul_cla16_fa14_15_xor1 >> 0) & 0x01) ^ ((u_csamul_cla16_fa13_15_or0 >> 0) & 0x01);
|
|
u_csamul_cla16_u_cla16_xor13 = ((u_csamul_cla16_u_cla16_pg_logic13_xor0 >> 0) & 0x01) ^ ((u_csamul_cla16_u_cla16_or26 >> 0) & 0x01);
|
|
u_csamul_cla16_u_cla16_and53 = ((u_csamul_cla16_u_cla16_or25 >> 0) & 0x01) & ((u_csamul_cla16_u_cla16_pg_logic13_or0 >> 0) & 0x01);
|
|
u_csamul_cla16_u_cla16_and54 = ((u_csamul_cla16_u_cla16_and53 >> 0) & 0x01) & ((u_csamul_cla16_u_cla16_pg_logic12_or0 >> 0) & 0x01);
|
|
u_csamul_cla16_u_cla16_and55 = ((u_csamul_cla16_u_cla16_pg_logic12_and0 >> 0) & 0x01) & ((u_csamul_cla16_u_cla16_pg_logic13_or0 >> 0) & 0x01);
|
|
u_csamul_cla16_u_cla16_or27 = ((u_csamul_cla16_u_cla16_and54 >> 0) & 0x01) | ((u_csamul_cla16_u_cla16_and55 >> 0) & 0x01);
|
|
u_csamul_cla16_u_cla16_or28 = ((u_csamul_cla16_u_cla16_pg_logic13_and0 >> 0) & 0x01) | ((u_csamul_cla16_u_cla16_or27 >> 0) & 0x01);
|
|
u_csamul_cla16_u_cla16_pg_logic14_or0 = ((u_csamul_cla16_and15_15 >> 0) & 0x01) | ((u_csamul_cla16_fa14_15_or0 >> 0) & 0x01);
|
|
u_csamul_cla16_u_cla16_pg_logic14_and0 = ((u_csamul_cla16_and15_15 >> 0) & 0x01) & ((u_csamul_cla16_fa14_15_or0 >> 0) & 0x01);
|
|
u_csamul_cla16_u_cla16_pg_logic14_xor0 = ((u_csamul_cla16_and15_15 >> 0) & 0x01) ^ ((u_csamul_cla16_fa14_15_or0 >> 0) & 0x01);
|
|
u_csamul_cla16_u_cla16_xor14 = ((u_csamul_cla16_u_cla16_pg_logic14_xor0 >> 0) & 0x01) ^ ((u_csamul_cla16_u_cla16_or28 >> 0) & 0x01);
|
|
u_csamul_cla16_u_cla16_and56 = ((u_csamul_cla16_u_cla16_or25 >> 0) & 0x01) & ((u_csamul_cla16_u_cla16_pg_logic13_or0 >> 0) & 0x01);
|
|
u_csamul_cla16_u_cla16_and57 = ((u_csamul_cla16_u_cla16_pg_logic14_or0 >> 0) & 0x01) & ((u_csamul_cla16_u_cla16_pg_logic12_or0 >> 0) & 0x01);
|
|
u_csamul_cla16_u_cla16_and58 = ((u_csamul_cla16_u_cla16_and56 >> 0) & 0x01) & ((u_csamul_cla16_u_cla16_and57 >> 0) & 0x01);
|
|
u_csamul_cla16_u_cla16_and59 = ((u_csamul_cla16_u_cla16_pg_logic12_and0 >> 0) & 0x01) & ((u_csamul_cla16_u_cla16_pg_logic14_or0 >> 0) & 0x01);
|
|
u_csamul_cla16_u_cla16_and60 = ((u_csamul_cla16_u_cla16_and59 >> 0) & 0x01) & ((u_csamul_cla16_u_cla16_pg_logic13_or0 >> 0) & 0x01);
|
|
u_csamul_cla16_u_cla16_and61 = ((u_csamul_cla16_u_cla16_pg_logic13_and0 >> 0) & 0x01) & ((u_csamul_cla16_u_cla16_pg_logic14_or0 >> 0) & 0x01);
|
|
u_csamul_cla16_u_cla16_or29 = ((u_csamul_cla16_u_cla16_and58 >> 0) & 0x01) | ((u_csamul_cla16_u_cla16_and60 >> 0) & 0x01);
|
|
u_csamul_cla16_u_cla16_or30 = ((u_csamul_cla16_u_cla16_or29 >> 0) & 0x01) | ((u_csamul_cla16_u_cla16_and61 >> 0) & 0x01);
|
|
u_csamul_cla16_u_cla16_or31 = ((u_csamul_cla16_u_cla16_pg_logic14_and0 >> 0) & 0x01) | ((u_csamul_cla16_u_cla16_or30 >> 0) & 0x01);
|
|
u_csamul_cla16_u_cla16_and62 = ((u_csamul_cla16_u_cla16_or25 >> 0) & 0x01) & ((u_csamul_cla16_u_cla16_pg_logic14_or0 >> 0) & 0x01);
|
|
u_csamul_cla16_u_cla16_and63 = ((u_csamul_cla16_u_cla16_pg_logic12_and0 >> 0) & 0x01) & ((u_csamul_cla16_u_cla16_pg_logic14_or0 >> 0) & 0x01);
|
|
|
|
u_csamul_cla16_out |= ((u_csamul_cla16_and0_0 >> 0) & 0x01ull) << 0;
|
|
u_csamul_cla16_out |= ((u_csamul_cla16_ha0_1_xor0 >> 0) & 0x01ull) << 1;
|
|
u_csamul_cla16_out |= ((u_csamul_cla16_fa0_2_xor1 >> 0) & 0x01ull) << 2;
|
|
u_csamul_cla16_out |= ((u_csamul_cla16_fa0_3_xor1 >> 0) & 0x01ull) << 3;
|
|
u_csamul_cla16_out |= ((u_csamul_cla16_fa0_4_xor1 >> 0) & 0x01ull) << 4;
|
|
u_csamul_cla16_out |= ((u_csamul_cla16_fa0_5_xor1 >> 0) & 0x01ull) << 5;
|
|
u_csamul_cla16_out |= ((u_csamul_cla16_fa0_6_xor1 >> 0) & 0x01ull) << 6;
|
|
u_csamul_cla16_out |= ((u_csamul_cla16_fa0_7_xor1 >> 0) & 0x01ull) << 7;
|
|
u_csamul_cla16_out |= ((u_csamul_cla16_fa0_8_xor1 >> 0) & 0x01ull) << 8;
|
|
u_csamul_cla16_out |= ((u_csamul_cla16_fa0_9_xor1 >> 0) & 0x01ull) << 9;
|
|
u_csamul_cla16_out |= ((u_csamul_cla16_fa0_10_xor1 >> 0) & 0x01ull) << 10;
|
|
u_csamul_cla16_out |= ((u_csamul_cla16_fa0_11_xor1 >> 0) & 0x01ull) << 11;
|
|
u_csamul_cla16_out |= ((u_csamul_cla16_fa0_12_xor1 >> 0) & 0x01ull) << 12;
|
|
u_csamul_cla16_out |= ((u_csamul_cla16_fa0_13_xor1 >> 0) & 0x01ull) << 13;
|
|
u_csamul_cla16_out |= ((u_csamul_cla16_fa0_14_xor1 >> 0) & 0x01ull) << 14;
|
|
u_csamul_cla16_out |= ((u_csamul_cla16_fa0_15_xor1 >> 0) & 0x01ull) << 15;
|
|
u_csamul_cla16_out |= ((u_csamul_cla16_u_cla16_pg_logic0_xor0 >> 0) & 0x01ull) << 16;
|
|
u_csamul_cla16_out |= ((u_csamul_cla16_u_cla16_xor1 >> 0) & 0x01ull) << 17;
|
|
u_csamul_cla16_out |= ((u_csamul_cla16_u_cla16_xor2 >> 0) & 0x01ull) << 18;
|
|
u_csamul_cla16_out |= ((u_csamul_cla16_u_cla16_xor3 >> 0) & 0x01ull) << 19;
|
|
u_csamul_cla16_out |= ((u_csamul_cla16_u_cla16_xor4 >> 0) & 0x01ull) << 20;
|
|
u_csamul_cla16_out |= ((u_csamul_cla16_u_cla16_xor5 >> 0) & 0x01ull) << 21;
|
|
u_csamul_cla16_out |= ((u_csamul_cla16_u_cla16_xor6 >> 0) & 0x01ull) << 22;
|
|
u_csamul_cla16_out |= ((u_csamul_cla16_u_cla16_xor7 >> 0) & 0x01ull) << 23;
|
|
u_csamul_cla16_out |= ((u_csamul_cla16_u_cla16_xor8 >> 0) & 0x01ull) << 24;
|
|
u_csamul_cla16_out |= ((u_csamul_cla16_u_cla16_xor9 >> 0) & 0x01ull) << 25;
|
|
u_csamul_cla16_out |= ((u_csamul_cla16_u_cla16_xor10 >> 0) & 0x01ull) << 26;
|
|
u_csamul_cla16_out |= ((u_csamul_cla16_u_cla16_xor11 >> 0) & 0x01ull) << 27;
|
|
u_csamul_cla16_out |= ((u_csamul_cla16_u_cla16_xor12 >> 0) & 0x01ull) << 28;
|
|
u_csamul_cla16_out |= ((u_csamul_cla16_u_cla16_xor13 >> 0) & 0x01ull) << 29;
|
|
u_csamul_cla16_out |= ((u_csamul_cla16_u_cla16_xor14 >> 0) & 0x01ull) << 30;
|
|
u_csamul_cla16_out |= ((u_csamul_cla16_u_cla16_or31 >> 0) & 0x01ull) << 31;
|
|
return u_csamul_cla16_out;
|
|
} |