mirror of
https://github.com/ehw-fit/ariths-gen.git
synced 2025-04-22 23:01:23 +01:00
3 lines
88 B
Verilog
3 lines
88 B
Verilog
module and_gate(input a, input b, output and_gate);
|
|
assign and_gate = a & b;
|
|
endmodule |