mirror of
https://github.com/ehw-fit/ariths-gen.git
synced 2025-04-21 14:21:22 +01:00
1623 lines
89 KiB
Verilog
1623 lines
89 KiB
Verilog
module f_u_cla8(input [7:0] a, input [7:0] b, output [8:0] out);
|
|
wire a_0;
|
|
wire a_1;
|
|
wire a_2;
|
|
wire a_3;
|
|
wire a_4;
|
|
wire a_5;
|
|
wire a_6;
|
|
wire a_7;
|
|
wire b_0;
|
|
wire b_1;
|
|
wire b_2;
|
|
wire b_3;
|
|
wire b_4;
|
|
wire b_5;
|
|
wire b_6;
|
|
wire b_7;
|
|
wire constant_wire_value_0_a_0;
|
|
wire constant_wire_value_0_b_0;
|
|
wire constant_wire_value_0_y0;
|
|
wire constant_wire_value_0_y1;
|
|
wire constant_wire_0;
|
|
wire f_u_cla8_pg_logic0_a_0;
|
|
wire f_u_cla8_pg_logic0_b_0;
|
|
wire f_u_cla8_pg_logic0_y0;
|
|
wire f_u_cla8_pg_logic0_y1;
|
|
wire f_u_cla8_pg_logic0_y2;
|
|
wire f_u_cla8_xor0_f_u_cla8_pg_logic0_y2;
|
|
wire f_u_cla8_xor0_constant_wire_0;
|
|
wire f_u_cla8_xor0_y0;
|
|
wire f_u_cla8_and0_f_u_cla8_pg_logic0_y0;
|
|
wire f_u_cla8_and0_constant_wire_0;
|
|
wire f_u_cla8_and0_y0;
|
|
wire f_u_cla8_or0_f_u_cla8_pg_logic0_y1;
|
|
wire f_u_cla8_or0_f_u_cla8_and0_y0;
|
|
wire f_u_cla8_or0_y0;
|
|
wire f_u_cla8_pg_logic1_a_1;
|
|
wire f_u_cla8_pg_logic1_b_1;
|
|
wire f_u_cla8_pg_logic1_y0;
|
|
wire f_u_cla8_pg_logic1_y1;
|
|
wire f_u_cla8_pg_logic1_y2;
|
|
wire f_u_cla8_xor1_f_u_cla8_pg_logic1_y2;
|
|
wire f_u_cla8_xor1_f_u_cla8_or0_y0;
|
|
wire f_u_cla8_xor1_y0;
|
|
wire f_u_cla8_and1_f_u_cla8_pg_logic0_y0;
|
|
wire f_u_cla8_and1_constant_wire_0;
|
|
wire f_u_cla8_and1_y0;
|
|
wire f_u_cla8_and2_f_u_cla8_pg_logic1_y0;
|
|
wire f_u_cla8_and2_constant_wire_0;
|
|
wire f_u_cla8_and2_y0;
|
|
wire f_u_cla8_and3_f_u_cla8_and2_y0;
|
|
wire f_u_cla8_and3_f_u_cla8_and1_y0;
|
|
wire f_u_cla8_and3_y0;
|
|
wire f_u_cla8_and4_f_u_cla8_pg_logic1_y0;
|
|
wire f_u_cla8_and4_f_u_cla8_pg_logic0_y1;
|
|
wire f_u_cla8_and4_y0;
|
|
wire f_u_cla8_or1_f_u_cla8_and4_y0;
|
|
wire f_u_cla8_or1_f_u_cla8_and3_y0;
|
|
wire f_u_cla8_or1_y0;
|
|
wire f_u_cla8_or2_f_u_cla8_pg_logic1_y1;
|
|
wire f_u_cla8_or2_f_u_cla8_or1_y0;
|
|
wire f_u_cla8_or2_y0;
|
|
wire f_u_cla8_pg_logic2_a_2;
|
|
wire f_u_cla8_pg_logic2_b_2;
|
|
wire f_u_cla8_pg_logic2_y0;
|
|
wire f_u_cla8_pg_logic2_y1;
|
|
wire f_u_cla8_pg_logic2_y2;
|
|
wire f_u_cla8_xor2_f_u_cla8_pg_logic2_y2;
|
|
wire f_u_cla8_xor2_f_u_cla8_or2_y0;
|
|
wire f_u_cla8_xor2_y0;
|
|
wire f_u_cla8_and5_f_u_cla8_pg_logic0_y0;
|
|
wire f_u_cla8_and5_constant_wire_0;
|
|
wire f_u_cla8_and5_y0;
|
|
wire f_u_cla8_and6_f_u_cla8_pg_logic1_y0;
|
|
wire f_u_cla8_and6_constant_wire_0;
|
|
wire f_u_cla8_and6_y0;
|
|
wire f_u_cla8_and7_f_u_cla8_and6_y0;
|
|
wire f_u_cla8_and7_f_u_cla8_and5_y0;
|
|
wire f_u_cla8_and7_y0;
|
|
wire f_u_cla8_and8_f_u_cla8_pg_logic2_y0;
|
|
wire f_u_cla8_and8_constant_wire_0;
|
|
wire f_u_cla8_and8_y0;
|
|
wire f_u_cla8_and9_f_u_cla8_and8_y0;
|
|
wire f_u_cla8_and9_f_u_cla8_and7_y0;
|
|
wire f_u_cla8_and9_y0;
|
|
wire f_u_cla8_and10_f_u_cla8_pg_logic1_y0;
|
|
wire f_u_cla8_and10_f_u_cla8_pg_logic0_y1;
|
|
wire f_u_cla8_and10_y0;
|
|
wire f_u_cla8_and11_f_u_cla8_pg_logic2_y0;
|
|
wire f_u_cla8_and11_f_u_cla8_pg_logic0_y1;
|
|
wire f_u_cla8_and11_y0;
|
|
wire f_u_cla8_and12_f_u_cla8_and11_y0;
|
|
wire f_u_cla8_and12_f_u_cla8_and10_y0;
|
|
wire f_u_cla8_and12_y0;
|
|
wire f_u_cla8_and13_f_u_cla8_pg_logic2_y0;
|
|
wire f_u_cla8_and13_f_u_cla8_pg_logic1_y1;
|
|
wire f_u_cla8_and13_y0;
|
|
wire f_u_cla8_or3_f_u_cla8_and13_y0;
|
|
wire f_u_cla8_or3_f_u_cla8_and9_y0;
|
|
wire f_u_cla8_or3_y0;
|
|
wire f_u_cla8_or4_f_u_cla8_or3_y0;
|
|
wire f_u_cla8_or4_f_u_cla8_and12_y0;
|
|
wire f_u_cla8_or4_y0;
|
|
wire f_u_cla8_or5_f_u_cla8_pg_logic2_y1;
|
|
wire f_u_cla8_or5_f_u_cla8_or4_y0;
|
|
wire f_u_cla8_or5_y0;
|
|
wire f_u_cla8_pg_logic3_a_3;
|
|
wire f_u_cla8_pg_logic3_b_3;
|
|
wire f_u_cla8_pg_logic3_y0;
|
|
wire f_u_cla8_pg_logic3_y1;
|
|
wire f_u_cla8_pg_logic3_y2;
|
|
wire f_u_cla8_xor3_f_u_cla8_pg_logic3_y2;
|
|
wire f_u_cla8_xor3_f_u_cla8_or5_y0;
|
|
wire f_u_cla8_xor3_y0;
|
|
wire f_u_cla8_and14_f_u_cla8_pg_logic0_y0;
|
|
wire f_u_cla8_and14_constant_wire_0;
|
|
wire f_u_cla8_and14_y0;
|
|
wire f_u_cla8_and15_f_u_cla8_pg_logic1_y0;
|
|
wire f_u_cla8_and15_constant_wire_0;
|
|
wire f_u_cla8_and15_y0;
|
|
wire f_u_cla8_and16_f_u_cla8_and15_y0;
|
|
wire f_u_cla8_and16_f_u_cla8_and14_y0;
|
|
wire f_u_cla8_and16_y0;
|
|
wire f_u_cla8_and17_f_u_cla8_pg_logic2_y0;
|
|
wire f_u_cla8_and17_constant_wire_0;
|
|
wire f_u_cla8_and17_y0;
|
|
wire f_u_cla8_and18_f_u_cla8_and17_y0;
|
|
wire f_u_cla8_and18_f_u_cla8_and16_y0;
|
|
wire f_u_cla8_and18_y0;
|
|
wire f_u_cla8_and19_f_u_cla8_pg_logic3_y0;
|
|
wire f_u_cla8_and19_constant_wire_0;
|
|
wire f_u_cla8_and19_y0;
|
|
wire f_u_cla8_and20_f_u_cla8_and19_y0;
|
|
wire f_u_cla8_and20_f_u_cla8_and18_y0;
|
|
wire f_u_cla8_and20_y0;
|
|
wire f_u_cla8_and21_f_u_cla8_pg_logic1_y0;
|
|
wire f_u_cla8_and21_f_u_cla8_pg_logic0_y1;
|
|
wire f_u_cla8_and21_y0;
|
|
wire f_u_cla8_and22_f_u_cla8_pg_logic2_y0;
|
|
wire f_u_cla8_and22_f_u_cla8_pg_logic0_y1;
|
|
wire f_u_cla8_and22_y0;
|
|
wire f_u_cla8_and23_f_u_cla8_and22_y0;
|
|
wire f_u_cla8_and23_f_u_cla8_and21_y0;
|
|
wire f_u_cla8_and23_y0;
|
|
wire f_u_cla8_and24_f_u_cla8_pg_logic3_y0;
|
|
wire f_u_cla8_and24_f_u_cla8_pg_logic0_y1;
|
|
wire f_u_cla8_and24_y0;
|
|
wire f_u_cla8_and25_f_u_cla8_and24_y0;
|
|
wire f_u_cla8_and25_f_u_cla8_and23_y0;
|
|
wire f_u_cla8_and25_y0;
|
|
wire f_u_cla8_and26_f_u_cla8_pg_logic2_y0;
|
|
wire f_u_cla8_and26_f_u_cla8_pg_logic1_y1;
|
|
wire f_u_cla8_and26_y0;
|
|
wire f_u_cla8_and27_f_u_cla8_pg_logic3_y0;
|
|
wire f_u_cla8_and27_f_u_cla8_pg_logic1_y1;
|
|
wire f_u_cla8_and27_y0;
|
|
wire f_u_cla8_and28_f_u_cla8_and27_y0;
|
|
wire f_u_cla8_and28_f_u_cla8_and26_y0;
|
|
wire f_u_cla8_and28_y0;
|
|
wire f_u_cla8_and29_f_u_cla8_pg_logic3_y0;
|
|
wire f_u_cla8_and29_f_u_cla8_pg_logic2_y1;
|
|
wire f_u_cla8_and29_y0;
|
|
wire f_u_cla8_or6_f_u_cla8_and29_y0;
|
|
wire f_u_cla8_or6_f_u_cla8_and20_y0;
|
|
wire f_u_cla8_or6_y0;
|
|
wire f_u_cla8_or7_f_u_cla8_or6_y0;
|
|
wire f_u_cla8_or7_f_u_cla8_and25_y0;
|
|
wire f_u_cla8_or7_y0;
|
|
wire f_u_cla8_or8_f_u_cla8_or7_y0;
|
|
wire f_u_cla8_or8_f_u_cla8_and28_y0;
|
|
wire f_u_cla8_or8_y0;
|
|
wire f_u_cla8_or9_f_u_cla8_pg_logic3_y1;
|
|
wire f_u_cla8_or9_f_u_cla8_or8_y0;
|
|
wire f_u_cla8_or9_y0;
|
|
wire f_u_cla8_pg_logic4_a_4;
|
|
wire f_u_cla8_pg_logic4_b_4;
|
|
wire f_u_cla8_pg_logic4_y0;
|
|
wire f_u_cla8_pg_logic4_y1;
|
|
wire f_u_cla8_pg_logic4_y2;
|
|
wire f_u_cla8_xor4_f_u_cla8_pg_logic4_y2;
|
|
wire f_u_cla8_xor4_f_u_cla8_or9_y0;
|
|
wire f_u_cla8_xor4_y0;
|
|
wire f_u_cla8_and30_f_u_cla8_pg_logic0_y0;
|
|
wire f_u_cla8_and30_constant_wire_0;
|
|
wire f_u_cla8_and30_y0;
|
|
wire f_u_cla8_and31_f_u_cla8_pg_logic1_y0;
|
|
wire f_u_cla8_and31_constant_wire_0;
|
|
wire f_u_cla8_and31_y0;
|
|
wire f_u_cla8_and32_f_u_cla8_and31_y0;
|
|
wire f_u_cla8_and32_f_u_cla8_and30_y0;
|
|
wire f_u_cla8_and32_y0;
|
|
wire f_u_cla8_and33_f_u_cla8_pg_logic2_y0;
|
|
wire f_u_cla8_and33_constant_wire_0;
|
|
wire f_u_cla8_and33_y0;
|
|
wire f_u_cla8_and34_f_u_cla8_and33_y0;
|
|
wire f_u_cla8_and34_f_u_cla8_and32_y0;
|
|
wire f_u_cla8_and34_y0;
|
|
wire f_u_cla8_and35_f_u_cla8_pg_logic3_y0;
|
|
wire f_u_cla8_and35_constant_wire_0;
|
|
wire f_u_cla8_and35_y0;
|
|
wire f_u_cla8_and36_f_u_cla8_and35_y0;
|
|
wire f_u_cla8_and36_f_u_cla8_and34_y0;
|
|
wire f_u_cla8_and36_y0;
|
|
wire f_u_cla8_and37_f_u_cla8_pg_logic4_y0;
|
|
wire f_u_cla8_and37_constant_wire_0;
|
|
wire f_u_cla8_and37_y0;
|
|
wire f_u_cla8_and38_f_u_cla8_and37_y0;
|
|
wire f_u_cla8_and38_f_u_cla8_and36_y0;
|
|
wire f_u_cla8_and38_y0;
|
|
wire f_u_cla8_and39_f_u_cla8_pg_logic1_y0;
|
|
wire f_u_cla8_and39_f_u_cla8_pg_logic0_y1;
|
|
wire f_u_cla8_and39_y0;
|
|
wire f_u_cla8_and40_f_u_cla8_pg_logic2_y0;
|
|
wire f_u_cla8_and40_f_u_cla8_pg_logic0_y1;
|
|
wire f_u_cla8_and40_y0;
|
|
wire f_u_cla8_and41_f_u_cla8_and40_y0;
|
|
wire f_u_cla8_and41_f_u_cla8_and39_y0;
|
|
wire f_u_cla8_and41_y0;
|
|
wire f_u_cla8_and42_f_u_cla8_pg_logic3_y0;
|
|
wire f_u_cla8_and42_f_u_cla8_pg_logic0_y1;
|
|
wire f_u_cla8_and42_y0;
|
|
wire f_u_cla8_and43_f_u_cla8_and42_y0;
|
|
wire f_u_cla8_and43_f_u_cla8_and41_y0;
|
|
wire f_u_cla8_and43_y0;
|
|
wire f_u_cla8_and44_f_u_cla8_pg_logic4_y0;
|
|
wire f_u_cla8_and44_f_u_cla8_pg_logic0_y1;
|
|
wire f_u_cla8_and44_y0;
|
|
wire f_u_cla8_and45_f_u_cla8_and44_y0;
|
|
wire f_u_cla8_and45_f_u_cla8_and43_y0;
|
|
wire f_u_cla8_and45_y0;
|
|
wire f_u_cla8_and46_f_u_cla8_pg_logic2_y0;
|
|
wire f_u_cla8_and46_f_u_cla8_pg_logic1_y1;
|
|
wire f_u_cla8_and46_y0;
|
|
wire f_u_cla8_and47_f_u_cla8_pg_logic3_y0;
|
|
wire f_u_cla8_and47_f_u_cla8_pg_logic1_y1;
|
|
wire f_u_cla8_and47_y0;
|
|
wire f_u_cla8_and48_f_u_cla8_and47_y0;
|
|
wire f_u_cla8_and48_f_u_cla8_and46_y0;
|
|
wire f_u_cla8_and48_y0;
|
|
wire f_u_cla8_and49_f_u_cla8_pg_logic4_y0;
|
|
wire f_u_cla8_and49_f_u_cla8_pg_logic1_y1;
|
|
wire f_u_cla8_and49_y0;
|
|
wire f_u_cla8_and50_f_u_cla8_and49_y0;
|
|
wire f_u_cla8_and50_f_u_cla8_and48_y0;
|
|
wire f_u_cla8_and50_y0;
|
|
wire f_u_cla8_and51_f_u_cla8_pg_logic3_y0;
|
|
wire f_u_cla8_and51_f_u_cla8_pg_logic2_y1;
|
|
wire f_u_cla8_and51_y0;
|
|
wire f_u_cla8_and52_f_u_cla8_pg_logic4_y0;
|
|
wire f_u_cla8_and52_f_u_cla8_pg_logic2_y1;
|
|
wire f_u_cla8_and52_y0;
|
|
wire f_u_cla8_and53_f_u_cla8_and52_y0;
|
|
wire f_u_cla8_and53_f_u_cla8_and51_y0;
|
|
wire f_u_cla8_and53_y0;
|
|
wire f_u_cla8_and54_f_u_cla8_pg_logic4_y0;
|
|
wire f_u_cla8_and54_f_u_cla8_pg_logic3_y1;
|
|
wire f_u_cla8_and54_y0;
|
|
wire f_u_cla8_or10_f_u_cla8_and54_y0;
|
|
wire f_u_cla8_or10_f_u_cla8_and38_y0;
|
|
wire f_u_cla8_or10_y0;
|
|
wire f_u_cla8_or11_f_u_cla8_or10_y0;
|
|
wire f_u_cla8_or11_f_u_cla8_and45_y0;
|
|
wire f_u_cla8_or11_y0;
|
|
wire f_u_cla8_or12_f_u_cla8_or11_y0;
|
|
wire f_u_cla8_or12_f_u_cla8_and50_y0;
|
|
wire f_u_cla8_or12_y0;
|
|
wire f_u_cla8_or13_f_u_cla8_or12_y0;
|
|
wire f_u_cla8_or13_f_u_cla8_and53_y0;
|
|
wire f_u_cla8_or13_y0;
|
|
wire f_u_cla8_or14_f_u_cla8_pg_logic4_y1;
|
|
wire f_u_cla8_or14_f_u_cla8_or13_y0;
|
|
wire f_u_cla8_or14_y0;
|
|
wire f_u_cla8_pg_logic5_a_5;
|
|
wire f_u_cla8_pg_logic5_b_5;
|
|
wire f_u_cla8_pg_logic5_y0;
|
|
wire f_u_cla8_pg_logic5_y1;
|
|
wire f_u_cla8_pg_logic5_y2;
|
|
wire f_u_cla8_xor5_f_u_cla8_pg_logic5_y2;
|
|
wire f_u_cla8_xor5_f_u_cla8_or14_y0;
|
|
wire f_u_cla8_xor5_y0;
|
|
wire f_u_cla8_and55_f_u_cla8_pg_logic0_y0;
|
|
wire f_u_cla8_and55_constant_wire_0;
|
|
wire f_u_cla8_and55_y0;
|
|
wire f_u_cla8_and56_f_u_cla8_pg_logic1_y0;
|
|
wire f_u_cla8_and56_constant_wire_0;
|
|
wire f_u_cla8_and56_y0;
|
|
wire f_u_cla8_and57_f_u_cla8_and56_y0;
|
|
wire f_u_cla8_and57_f_u_cla8_and55_y0;
|
|
wire f_u_cla8_and57_y0;
|
|
wire f_u_cla8_and58_f_u_cla8_pg_logic2_y0;
|
|
wire f_u_cla8_and58_constant_wire_0;
|
|
wire f_u_cla8_and58_y0;
|
|
wire f_u_cla8_and59_f_u_cla8_and58_y0;
|
|
wire f_u_cla8_and59_f_u_cla8_and57_y0;
|
|
wire f_u_cla8_and59_y0;
|
|
wire f_u_cla8_and60_f_u_cla8_pg_logic3_y0;
|
|
wire f_u_cla8_and60_constant_wire_0;
|
|
wire f_u_cla8_and60_y0;
|
|
wire f_u_cla8_and61_f_u_cla8_and60_y0;
|
|
wire f_u_cla8_and61_f_u_cla8_and59_y0;
|
|
wire f_u_cla8_and61_y0;
|
|
wire f_u_cla8_and62_f_u_cla8_pg_logic4_y0;
|
|
wire f_u_cla8_and62_constant_wire_0;
|
|
wire f_u_cla8_and62_y0;
|
|
wire f_u_cla8_and63_f_u_cla8_and62_y0;
|
|
wire f_u_cla8_and63_f_u_cla8_and61_y0;
|
|
wire f_u_cla8_and63_y0;
|
|
wire f_u_cla8_and64_f_u_cla8_pg_logic5_y0;
|
|
wire f_u_cla8_and64_constant_wire_0;
|
|
wire f_u_cla8_and64_y0;
|
|
wire f_u_cla8_and65_f_u_cla8_and64_y0;
|
|
wire f_u_cla8_and65_f_u_cla8_and63_y0;
|
|
wire f_u_cla8_and65_y0;
|
|
wire f_u_cla8_and66_f_u_cla8_pg_logic1_y0;
|
|
wire f_u_cla8_and66_f_u_cla8_pg_logic0_y1;
|
|
wire f_u_cla8_and66_y0;
|
|
wire f_u_cla8_and67_f_u_cla8_pg_logic2_y0;
|
|
wire f_u_cla8_and67_f_u_cla8_pg_logic0_y1;
|
|
wire f_u_cla8_and67_y0;
|
|
wire f_u_cla8_and68_f_u_cla8_and67_y0;
|
|
wire f_u_cla8_and68_f_u_cla8_and66_y0;
|
|
wire f_u_cla8_and68_y0;
|
|
wire f_u_cla8_and69_f_u_cla8_pg_logic3_y0;
|
|
wire f_u_cla8_and69_f_u_cla8_pg_logic0_y1;
|
|
wire f_u_cla8_and69_y0;
|
|
wire f_u_cla8_and70_f_u_cla8_and69_y0;
|
|
wire f_u_cla8_and70_f_u_cla8_and68_y0;
|
|
wire f_u_cla8_and70_y0;
|
|
wire f_u_cla8_and71_f_u_cla8_pg_logic4_y0;
|
|
wire f_u_cla8_and71_f_u_cla8_pg_logic0_y1;
|
|
wire f_u_cla8_and71_y0;
|
|
wire f_u_cla8_and72_f_u_cla8_and71_y0;
|
|
wire f_u_cla8_and72_f_u_cla8_and70_y0;
|
|
wire f_u_cla8_and72_y0;
|
|
wire f_u_cla8_and73_f_u_cla8_pg_logic5_y0;
|
|
wire f_u_cla8_and73_f_u_cla8_pg_logic0_y1;
|
|
wire f_u_cla8_and73_y0;
|
|
wire f_u_cla8_and74_f_u_cla8_and73_y0;
|
|
wire f_u_cla8_and74_f_u_cla8_and72_y0;
|
|
wire f_u_cla8_and74_y0;
|
|
wire f_u_cla8_and75_f_u_cla8_pg_logic2_y0;
|
|
wire f_u_cla8_and75_f_u_cla8_pg_logic1_y1;
|
|
wire f_u_cla8_and75_y0;
|
|
wire f_u_cla8_and76_f_u_cla8_pg_logic3_y0;
|
|
wire f_u_cla8_and76_f_u_cla8_pg_logic1_y1;
|
|
wire f_u_cla8_and76_y0;
|
|
wire f_u_cla8_and77_f_u_cla8_and76_y0;
|
|
wire f_u_cla8_and77_f_u_cla8_and75_y0;
|
|
wire f_u_cla8_and77_y0;
|
|
wire f_u_cla8_and78_f_u_cla8_pg_logic4_y0;
|
|
wire f_u_cla8_and78_f_u_cla8_pg_logic1_y1;
|
|
wire f_u_cla8_and78_y0;
|
|
wire f_u_cla8_and79_f_u_cla8_and78_y0;
|
|
wire f_u_cla8_and79_f_u_cla8_and77_y0;
|
|
wire f_u_cla8_and79_y0;
|
|
wire f_u_cla8_and80_f_u_cla8_pg_logic5_y0;
|
|
wire f_u_cla8_and80_f_u_cla8_pg_logic1_y1;
|
|
wire f_u_cla8_and80_y0;
|
|
wire f_u_cla8_and81_f_u_cla8_and80_y0;
|
|
wire f_u_cla8_and81_f_u_cla8_and79_y0;
|
|
wire f_u_cla8_and81_y0;
|
|
wire f_u_cla8_and82_f_u_cla8_pg_logic3_y0;
|
|
wire f_u_cla8_and82_f_u_cla8_pg_logic2_y1;
|
|
wire f_u_cla8_and82_y0;
|
|
wire f_u_cla8_and83_f_u_cla8_pg_logic4_y0;
|
|
wire f_u_cla8_and83_f_u_cla8_pg_logic2_y1;
|
|
wire f_u_cla8_and83_y0;
|
|
wire f_u_cla8_and84_f_u_cla8_and83_y0;
|
|
wire f_u_cla8_and84_f_u_cla8_and82_y0;
|
|
wire f_u_cla8_and84_y0;
|
|
wire f_u_cla8_and85_f_u_cla8_pg_logic5_y0;
|
|
wire f_u_cla8_and85_f_u_cla8_pg_logic2_y1;
|
|
wire f_u_cla8_and85_y0;
|
|
wire f_u_cla8_and86_f_u_cla8_and85_y0;
|
|
wire f_u_cla8_and86_f_u_cla8_and84_y0;
|
|
wire f_u_cla8_and86_y0;
|
|
wire f_u_cla8_and87_f_u_cla8_pg_logic4_y0;
|
|
wire f_u_cla8_and87_f_u_cla8_pg_logic3_y1;
|
|
wire f_u_cla8_and87_y0;
|
|
wire f_u_cla8_and88_f_u_cla8_pg_logic5_y0;
|
|
wire f_u_cla8_and88_f_u_cla8_pg_logic3_y1;
|
|
wire f_u_cla8_and88_y0;
|
|
wire f_u_cla8_and89_f_u_cla8_and88_y0;
|
|
wire f_u_cla8_and89_f_u_cla8_and87_y0;
|
|
wire f_u_cla8_and89_y0;
|
|
wire f_u_cla8_and90_f_u_cla8_pg_logic5_y0;
|
|
wire f_u_cla8_and90_f_u_cla8_pg_logic4_y1;
|
|
wire f_u_cla8_and90_y0;
|
|
wire f_u_cla8_or15_f_u_cla8_and90_y0;
|
|
wire f_u_cla8_or15_f_u_cla8_and65_y0;
|
|
wire f_u_cla8_or15_y0;
|
|
wire f_u_cla8_or16_f_u_cla8_or15_y0;
|
|
wire f_u_cla8_or16_f_u_cla8_and74_y0;
|
|
wire f_u_cla8_or16_y0;
|
|
wire f_u_cla8_or17_f_u_cla8_or16_y0;
|
|
wire f_u_cla8_or17_f_u_cla8_and81_y0;
|
|
wire f_u_cla8_or17_y0;
|
|
wire f_u_cla8_or18_f_u_cla8_or17_y0;
|
|
wire f_u_cla8_or18_f_u_cla8_and86_y0;
|
|
wire f_u_cla8_or18_y0;
|
|
wire f_u_cla8_or19_f_u_cla8_or18_y0;
|
|
wire f_u_cla8_or19_f_u_cla8_and89_y0;
|
|
wire f_u_cla8_or19_y0;
|
|
wire f_u_cla8_or20_f_u_cla8_pg_logic5_y1;
|
|
wire f_u_cla8_or20_f_u_cla8_or19_y0;
|
|
wire f_u_cla8_or20_y0;
|
|
wire f_u_cla8_pg_logic6_a_6;
|
|
wire f_u_cla8_pg_logic6_b_6;
|
|
wire f_u_cla8_pg_logic6_y0;
|
|
wire f_u_cla8_pg_logic6_y1;
|
|
wire f_u_cla8_pg_logic6_y2;
|
|
wire f_u_cla8_xor6_f_u_cla8_pg_logic6_y2;
|
|
wire f_u_cla8_xor6_f_u_cla8_or20_y0;
|
|
wire f_u_cla8_xor6_y0;
|
|
wire f_u_cla8_and91_f_u_cla8_pg_logic0_y0;
|
|
wire f_u_cla8_and91_constant_wire_0;
|
|
wire f_u_cla8_and91_y0;
|
|
wire f_u_cla8_and92_f_u_cla8_pg_logic1_y0;
|
|
wire f_u_cla8_and92_constant_wire_0;
|
|
wire f_u_cla8_and92_y0;
|
|
wire f_u_cla8_and93_f_u_cla8_and92_y0;
|
|
wire f_u_cla8_and93_f_u_cla8_and91_y0;
|
|
wire f_u_cla8_and93_y0;
|
|
wire f_u_cla8_and94_f_u_cla8_pg_logic2_y0;
|
|
wire f_u_cla8_and94_constant_wire_0;
|
|
wire f_u_cla8_and94_y0;
|
|
wire f_u_cla8_and95_f_u_cla8_and94_y0;
|
|
wire f_u_cla8_and95_f_u_cla8_and93_y0;
|
|
wire f_u_cla8_and95_y0;
|
|
wire f_u_cla8_and96_f_u_cla8_pg_logic3_y0;
|
|
wire f_u_cla8_and96_constant_wire_0;
|
|
wire f_u_cla8_and96_y0;
|
|
wire f_u_cla8_and97_f_u_cla8_and96_y0;
|
|
wire f_u_cla8_and97_f_u_cla8_and95_y0;
|
|
wire f_u_cla8_and97_y0;
|
|
wire f_u_cla8_and98_f_u_cla8_pg_logic4_y0;
|
|
wire f_u_cla8_and98_constant_wire_0;
|
|
wire f_u_cla8_and98_y0;
|
|
wire f_u_cla8_and99_f_u_cla8_and98_y0;
|
|
wire f_u_cla8_and99_f_u_cla8_and97_y0;
|
|
wire f_u_cla8_and99_y0;
|
|
wire f_u_cla8_and100_f_u_cla8_pg_logic5_y0;
|
|
wire f_u_cla8_and100_constant_wire_0;
|
|
wire f_u_cla8_and100_y0;
|
|
wire f_u_cla8_and101_f_u_cla8_and100_y0;
|
|
wire f_u_cla8_and101_f_u_cla8_and99_y0;
|
|
wire f_u_cla8_and101_y0;
|
|
wire f_u_cla8_and102_f_u_cla8_pg_logic6_y0;
|
|
wire f_u_cla8_and102_constant_wire_0;
|
|
wire f_u_cla8_and102_y0;
|
|
wire f_u_cla8_and103_f_u_cla8_and102_y0;
|
|
wire f_u_cla8_and103_f_u_cla8_and101_y0;
|
|
wire f_u_cla8_and103_y0;
|
|
wire f_u_cla8_and104_f_u_cla8_pg_logic1_y0;
|
|
wire f_u_cla8_and104_f_u_cla8_pg_logic0_y1;
|
|
wire f_u_cla8_and104_y0;
|
|
wire f_u_cla8_and105_f_u_cla8_pg_logic2_y0;
|
|
wire f_u_cla8_and105_f_u_cla8_pg_logic0_y1;
|
|
wire f_u_cla8_and105_y0;
|
|
wire f_u_cla8_and106_f_u_cla8_and105_y0;
|
|
wire f_u_cla8_and106_f_u_cla8_and104_y0;
|
|
wire f_u_cla8_and106_y0;
|
|
wire f_u_cla8_and107_f_u_cla8_pg_logic3_y0;
|
|
wire f_u_cla8_and107_f_u_cla8_pg_logic0_y1;
|
|
wire f_u_cla8_and107_y0;
|
|
wire f_u_cla8_and108_f_u_cla8_and107_y0;
|
|
wire f_u_cla8_and108_f_u_cla8_and106_y0;
|
|
wire f_u_cla8_and108_y0;
|
|
wire f_u_cla8_and109_f_u_cla8_pg_logic4_y0;
|
|
wire f_u_cla8_and109_f_u_cla8_pg_logic0_y1;
|
|
wire f_u_cla8_and109_y0;
|
|
wire f_u_cla8_and110_f_u_cla8_and109_y0;
|
|
wire f_u_cla8_and110_f_u_cla8_and108_y0;
|
|
wire f_u_cla8_and110_y0;
|
|
wire f_u_cla8_and111_f_u_cla8_pg_logic5_y0;
|
|
wire f_u_cla8_and111_f_u_cla8_pg_logic0_y1;
|
|
wire f_u_cla8_and111_y0;
|
|
wire f_u_cla8_and112_f_u_cla8_and111_y0;
|
|
wire f_u_cla8_and112_f_u_cla8_and110_y0;
|
|
wire f_u_cla8_and112_y0;
|
|
wire f_u_cla8_and113_f_u_cla8_pg_logic6_y0;
|
|
wire f_u_cla8_and113_f_u_cla8_pg_logic0_y1;
|
|
wire f_u_cla8_and113_y0;
|
|
wire f_u_cla8_and114_f_u_cla8_and113_y0;
|
|
wire f_u_cla8_and114_f_u_cla8_and112_y0;
|
|
wire f_u_cla8_and114_y0;
|
|
wire f_u_cla8_and115_f_u_cla8_pg_logic2_y0;
|
|
wire f_u_cla8_and115_f_u_cla8_pg_logic1_y1;
|
|
wire f_u_cla8_and115_y0;
|
|
wire f_u_cla8_and116_f_u_cla8_pg_logic3_y0;
|
|
wire f_u_cla8_and116_f_u_cla8_pg_logic1_y1;
|
|
wire f_u_cla8_and116_y0;
|
|
wire f_u_cla8_and117_f_u_cla8_and116_y0;
|
|
wire f_u_cla8_and117_f_u_cla8_and115_y0;
|
|
wire f_u_cla8_and117_y0;
|
|
wire f_u_cla8_and118_f_u_cla8_pg_logic4_y0;
|
|
wire f_u_cla8_and118_f_u_cla8_pg_logic1_y1;
|
|
wire f_u_cla8_and118_y0;
|
|
wire f_u_cla8_and119_f_u_cla8_and118_y0;
|
|
wire f_u_cla8_and119_f_u_cla8_and117_y0;
|
|
wire f_u_cla8_and119_y0;
|
|
wire f_u_cla8_and120_f_u_cla8_pg_logic5_y0;
|
|
wire f_u_cla8_and120_f_u_cla8_pg_logic1_y1;
|
|
wire f_u_cla8_and120_y0;
|
|
wire f_u_cla8_and121_f_u_cla8_and120_y0;
|
|
wire f_u_cla8_and121_f_u_cla8_and119_y0;
|
|
wire f_u_cla8_and121_y0;
|
|
wire f_u_cla8_and122_f_u_cla8_pg_logic6_y0;
|
|
wire f_u_cla8_and122_f_u_cla8_pg_logic1_y1;
|
|
wire f_u_cla8_and122_y0;
|
|
wire f_u_cla8_and123_f_u_cla8_and122_y0;
|
|
wire f_u_cla8_and123_f_u_cla8_and121_y0;
|
|
wire f_u_cla8_and123_y0;
|
|
wire f_u_cla8_and124_f_u_cla8_pg_logic3_y0;
|
|
wire f_u_cla8_and124_f_u_cla8_pg_logic2_y1;
|
|
wire f_u_cla8_and124_y0;
|
|
wire f_u_cla8_and125_f_u_cla8_pg_logic4_y0;
|
|
wire f_u_cla8_and125_f_u_cla8_pg_logic2_y1;
|
|
wire f_u_cla8_and125_y0;
|
|
wire f_u_cla8_and126_f_u_cla8_and125_y0;
|
|
wire f_u_cla8_and126_f_u_cla8_and124_y0;
|
|
wire f_u_cla8_and126_y0;
|
|
wire f_u_cla8_and127_f_u_cla8_pg_logic5_y0;
|
|
wire f_u_cla8_and127_f_u_cla8_pg_logic2_y1;
|
|
wire f_u_cla8_and127_y0;
|
|
wire f_u_cla8_and128_f_u_cla8_and127_y0;
|
|
wire f_u_cla8_and128_f_u_cla8_and126_y0;
|
|
wire f_u_cla8_and128_y0;
|
|
wire f_u_cla8_and129_f_u_cla8_pg_logic6_y0;
|
|
wire f_u_cla8_and129_f_u_cla8_pg_logic2_y1;
|
|
wire f_u_cla8_and129_y0;
|
|
wire f_u_cla8_and130_f_u_cla8_and129_y0;
|
|
wire f_u_cla8_and130_f_u_cla8_and128_y0;
|
|
wire f_u_cla8_and130_y0;
|
|
wire f_u_cla8_and131_f_u_cla8_pg_logic4_y0;
|
|
wire f_u_cla8_and131_f_u_cla8_pg_logic3_y1;
|
|
wire f_u_cla8_and131_y0;
|
|
wire f_u_cla8_and132_f_u_cla8_pg_logic5_y0;
|
|
wire f_u_cla8_and132_f_u_cla8_pg_logic3_y1;
|
|
wire f_u_cla8_and132_y0;
|
|
wire f_u_cla8_and133_f_u_cla8_and132_y0;
|
|
wire f_u_cla8_and133_f_u_cla8_and131_y0;
|
|
wire f_u_cla8_and133_y0;
|
|
wire f_u_cla8_and134_f_u_cla8_pg_logic6_y0;
|
|
wire f_u_cla8_and134_f_u_cla8_pg_logic3_y1;
|
|
wire f_u_cla8_and134_y0;
|
|
wire f_u_cla8_and135_f_u_cla8_and134_y0;
|
|
wire f_u_cla8_and135_f_u_cla8_and133_y0;
|
|
wire f_u_cla8_and135_y0;
|
|
wire f_u_cla8_and136_f_u_cla8_pg_logic5_y0;
|
|
wire f_u_cla8_and136_f_u_cla8_pg_logic4_y1;
|
|
wire f_u_cla8_and136_y0;
|
|
wire f_u_cla8_and137_f_u_cla8_pg_logic6_y0;
|
|
wire f_u_cla8_and137_f_u_cla8_pg_logic4_y1;
|
|
wire f_u_cla8_and137_y0;
|
|
wire f_u_cla8_and138_f_u_cla8_and137_y0;
|
|
wire f_u_cla8_and138_f_u_cla8_and136_y0;
|
|
wire f_u_cla8_and138_y0;
|
|
wire f_u_cla8_and139_f_u_cla8_pg_logic6_y0;
|
|
wire f_u_cla8_and139_f_u_cla8_pg_logic5_y1;
|
|
wire f_u_cla8_and139_y0;
|
|
wire f_u_cla8_or21_f_u_cla8_and139_y0;
|
|
wire f_u_cla8_or21_f_u_cla8_and103_y0;
|
|
wire f_u_cla8_or21_y0;
|
|
wire f_u_cla8_or22_f_u_cla8_or21_y0;
|
|
wire f_u_cla8_or22_f_u_cla8_and114_y0;
|
|
wire f_u_cla8_or22_y0;
|
|
wire f_u_cla8_or23_f_u_cla8_or22_y0;
|
|
wire f_u_cla8_or23_f_u_cla8_and123_y0;
|
|
wire f_u_cla8_or23_y0;
|
|
wire f_u_cla8_or24_f_u_cla8_or23_y0;
|
|
wire f_u_cla8_or24_f_u_cla8_and130_y0;
|
|
wire f_u_cla8_or24_y0;
|
|
wire f_u_cla8_or25_f_u_cla8_or24_y0;
|
|
wire f_u_cla8_or25_f_u_cla8_and135_y0;
|
|
wire f_u_cla8_or25_y0;
|
|
wire f_u_cla8_or26_f_u_cla8_or25_y0;
|
|
wire f_u_cla8_or26_f_u_cla8_and138_y0;
|
|
wire f_u_cla8_or26_y0;
|
|
wire f_u_cla8_or27_f_u_cla8_pg_logic6_y1;
|
|
wire f_u_cla8_or27_f_u_cla8_or26_y0;
|
|
wire f_u_cla8_or27_y0;
|
|
wire f_u_cla8_pg_logic7_a_7;
|
|
wire f_u_cla8_pg_logic7_b_7;
|
|
wire f_u_cla8_pg_logic7_y0;
|
|
wire f_u_cla8_pg_logic7_y1;
|
|
wire f_u_cla8_pg_logic7_y2;
|
|
wire f_u_cla8_xor7_f_u_cla8_pg_logic7_y2;
|
|
wire f_u_cla8_xor7_f_u_cla8_or27_y0;
|
|
wire f_u_cla8_xor7_y0;
|
|
wire f_u_cla8_and140_f_u_cla8_pg_logic0_y0;
|
|
wire f_u_cla8_and140_constant_wire_0;
|
|
wire f_u_cla8_and140_y0;
|
|
wire f_u_cla8_and141_f_u_cla8_pg_logic1_y0;
|
|
wire f_u_cla8_and141_constant_wire_0;
|
|
wire f_u_cla8_and141_y0;
|
|
wire f_u_cla8_and142_f_u_cla8_and141_y0;
|
|
wire f_u_cla8_and142_f_u_cla8_and140_y0;
|
|
wire f_u_cla8_and142_y0;
|
|
wire f_u_cla8_and143_f_u_cla8_pg_logic2_y0;
|
|
wire f_u_cla8_and143_constant_wire_0;
|
|
wire f_u_cla8_and143_y0;
|
|
wire f_u_cla8_and144_f_u_cla8_and143_y0;
|
|
wire f_u_cla8_and144_f_u_cla8_and142_y0;
|
|
wire f_u_cla8_and144_y0;
|
|
wire f_u_cla8_and145_f_u_cla8_pg_logic3_y0;
|
|
wire f_u_cla8_and145_constant_wire_0;
|
|
wire f_u_cla8_and145_y0;
|
|
wire f_u_cla8_and146_f_u_cla8_and145_y0;
|
|
wire f_u_cla8_and146_f_u_cla8_and144_y0;
|
|
wire f_u_cla8_and146_y0;
|
|
wire f_u_cla8_and147_f_u_cla8_pg_logic4_y0;
|
|
wire f_u_cla8_and147_constant_wire_0;
|
|
wire f_u_cla8_and147_y0;
|
|
wire f_u_cla8_and148_f_u_cla8_and147_y0;
|
|
wire f_u_cla8_and148_f_u_cla8_and146_y0;
|
|
wire f_u_cla8_and148_y0;
|
|
wire f_u_cla8_and149_f_u_cla8_pg_logic5_y0;
|
|
wire f_u_cla8_and149_constant_wire_0;
|
|
wire f_u_cla8_and149_y0;
|
|
wire f_u_cla8_and150_f_u_cla8_and149_y0;
|
|
wire f_u_cla8_and150_f_u_cla8_and148_y0;
|
|
wire f_u_cla8_and150_y0;
|
|
wire f_u_cla8_and151_f_u_cla8_pg_logic6_y0;
|
|
wire f_u_cla8_and151_constant_wire_0;
|
|
wire f_u_cla8_and151_y0;
|
|
wire f_u_cla8_and152_f_u_cla8_and151_y0;
|
|
wire f_u_cla8_and152_f_u_cla8_and150_y0;
|
|
wire f_u_cla8_and152_y0;
|
|
wire f_u_cla8_and153_f_u_cla8_pg_logic7_y0;
|
|
wire f_u_cla8_and153_constant_wire_0;
|
|
wire f_u_cla8_and153_y0;
|
|
wire f_u_cla8_and154_f_u_cla8_and153_y0;
|
|
wire f_u_cla8_and154_f_u_cla8_and152_y0;
|
|
wire f_u_cla8_and154_y0;
|
|
wire f_u_cla8_and155_f_u_cla8_pg_logic1_y0;
|
|
wire f_u_cla8_and155_f_u_cla8_pg_logic0_y1;
|
|
wire f_u_cla8_and155_y0;
|
|
wire f_u_cla8_and156_f_u_cla8_pg_logic2_y0;
|
|
wire f_u_cla8_and156_f_u_cla8_pg_logic0_y1;
|
|
wire f_u_cla8_and156_y0;
|
|
wire f_u_cla8_and157_f_u_cla8_and156_y0;
|
|
wire f_u_cla8_and157_f_u_cla8_and155_y0;
|
|
wire f_u_cla8_and157_y0;
|
|
wire f_u_cla8_and158_f_u_cla8_pg_logic3_y0;
|
|
wire f_u_cla8_and158_f_u_cla8_pg_logic0_y1;
|
|
wire f_u_cla8_and158_y0;
|
|
wire f_u_cla8_and159_f_u_cla8_and158_y0;
|
|
wire f_u_cla8_and159_f_u_cla8_and157_y0;
|
|
wire f_u_cla8_and159_y0;
|
|
wire f_u_cla8_and160_f_u_cla8_pg_logic4_y0;
|
|
wire f_u_cla8_and160_f_u_cla8_pg_logic0_y1;
|
|
wire f_u_cla8_and160_y0;
|
|
wire f_u_cla8_and161_f_u_cla8_and160_y0;
|
|
wire f_u_cla8_and161_f_u_cla8_and159_y0;
|
|
wire f_u_cla8_and161_y0;
|
|
wire f_u_cla8_and162_f_u_cla8_pg_logic5_y0;
|
|
wire f_u_cla8_and162_f_u_cla8_pg_logic0_y1;
|
|
wire f_u_cla8_and162_y0;
|
|
wire f_u_cla8_and163_f_u_cla8_and162_y0;
|
|
wire f_u_cla8_and163_f_u_cla8_and161_y0;
|
|
wire f_u_cla8_and163_y0;
|
|
wire f_u_cla8_and164_f_u_cla8_pg_logic6_y0;
|
|
wire f_u_cla8_and164_f_u_cla8_pg_logic0_y1;
|
|
wire f_u_cla8_and164_y0;
|
|
wire f_u_cla8_and165_f_u_cla8_and164_y0;
|
|
wire f_u_cla8_and165_f_u_cla8_and163_y0;
|
|
wire f_u_cla8_and165_y0;
|
|
wire f_u_cla8_and166_f_u_cla8_pg_logic7_y0;
|
|
wire f_u_cla8_and166_f_u_cla8_pg_logic0_y1;
|
|
wire f_u_cla8_and166_y0;
|
|
wire f_u_cla8_and167_f_u_cla8_and166_y0;
|
|
wire f_u_cla8_and167_f_u_cla8_and165_y0;
|
|
wire f_u_cla8_and167_y0;
|
|
wire f_u_cla8_and168_f_u_cla8_pg_logic2_y0;
|
|
wire f_u_cla8_and168_f_u_cla8_pg_logic1_y1;
|
|
wire f_u_cla8_and168_y0;
|
|
wire f_u_cla8_and169_f_u_cla8_pg_logic3_y0;
|
|
wire f_u_cla8_and169_f_u_cla8_pg_logic1_y1;
|
|
wire f_u_cla8_and169_y0;
|
|
wire f_u_cla8_and170_f_u_cla8_and169_y0;
|
|
wire f_u_cla8_and170_f_u_cla8_and168_y0;
|
|
wire f_u_cla8_and170_y0;
|
|
wire f_u_cla8_and171_f_u_cla8_pg_logic4_y0;
|
|
wire f_u_cla8_and171_f_u_cla8_pg_logic1_y1;
|
|
wire f_u_cla8_and171_y0;
|
|
wire f_u_cla8_and172_f_u_cla8_and171_y0;
|
|
wire f_u_cla8_and172_f_u_cla8_and170_y0;
|
|
wire f_u_cla8_and172_y0;
|
|
wire f_u_cla8_and173_f_u_cla8_pg_logic5_y0;
|
|
wire f_u_cla8_and173_f_u_cla8_pg_logic1_y1;
|
|
wire f_u_cla8_and173_y0;
|
|
wire f_u_cla8_and174_f_u_cla8_and173_y0;
|
|
wire f_u_cla8_and174_f_u_cla8_and172_y0;
|
|
wire f_u_cla8_and174_y0;
|
|
wire f_u_cla8_and175_f_u_cla8_pg_logic6_y0;
|
|
wire f_u_cla8_and175_f_u_cla8_pg_logic1_y1;
|
|
wire f_u_cla8_and175_y0;
|
|
wire f_u_cla8_and176_f_u_cla8_and175_y0;
|
|
wire f_u_cla8_and176_f_u_cla8_and174_y0;
|
|
wire f_u_cla8_and176_y0;
|
|
wire f_u_cla8_and177_f_u_cla8_pg_logic7_y0;
|
|
wire f_u_cla8_and177_f_u_cla8_pg_logic1_y1;
|
|
wire f_u_cla8_and177_y0;
|
|
wire f_u_cla8_and178_f_u_cla8_and177_y0;
|
|
wire f_u_cla8_and178_f_u_cla8_and176_y0;
|
|
wire f_u_cla8_and178_y0;
|
|
wire f_u_cla8_and179_f_u_cla8_pg_logic3_y0;
|
|
wire f_u_cla8_and179_f_u_cla8_pg_logic2_y1;
|
|
wire f_u_cla8_and179_y0;
|
|
wire f_u_cla8_and180_f_u_cla8_pg_logic4_y0;
|
|
wire f_u_cla8_and180_f_u_cla8_pg_logic2_y1;
|
|
wire f_u_cla8_and180_y0;
|
|
wire f_u_cla8_and181_f_u_cla8_and180_y0;
|
|
wire f_u_cla8_and181_f_u_cla8_and179_y0;
|
|
wire f_u_cla8_and181_y0;
|
|
wire f_u_cla8_and182_f_u_cla8_pg_logic5_y0;
|
|
wire f_u_cla8_and182_f_u_cla8_pg_logic2_y1;
|
|
wire f_u_cla8_and182_y0;
|
|
wire f_u_cla8_and183_f_u_cla8_and182_y0;
|
|
wire f_u_cla8_and183_f_u_cla8_and181_y0;
|
|
wire f_u_cla8_and183_y0;
|
|
wire f_u_cla8_and184_f_u_cla8_pg_logic6_y0;
|
|
wire f_u_cla8_and184_f_u_cla8_pg_logic2_y1;
|
|
wire f_u_cla8_and184_y0;
|
|
wire f_u_cla8_and185_f_u_cla8_and184_y0;
|
|
wire f_u_cla8_and185_f_u_cla8_and183_y0;
|
|
wire f_u_cla8_and185_y0;
|
|
wire f_u_cla8_and186_f_u_cla8_pg_logic7_y0;
|
|
wire f_u_cla8_and186_f_u_cla8_pg_logic2_y1;
|
|
wire f_u_cla8_and186_y0;
|
|
wire f_u_cla8_and187_f_u_cla8_and186_y0;
|
|
wire f_u_cla8_and187_f_u_cla8_and185_y0;
|
|
wire f_u_cla8_and187_y0;
|
|
wire f_u_cla8_and188_f_u_cla8_pg_logic4_y0;
|
|
wire f_u_cla8_and188_f_u_cla8_pg_logic3_y1;
|
|
wire f_u_cla8_and188_y0;
|
|
wire f_u_cla8_and189_f_u_cla8_pg_logic5_y0;
|
|
wire f_u_cla8_and189_f_u_cla8_pg_logic3_y1;
|
|
wire f_u_cla8_and189_y0;
|
|
wire f_u_cla8_and190_f_u_cla8_and189_y0;
|
|
wire f_u_cla8_and190_f_u_cla8_and188_y0;
|
|
wire f_u_cla8_and190_y0;
|
|
wire f_u_cla8_and191_f_u_cla8_pg_logic6_y0;
|
|
wire f_u_cla8_and191_f_u_cla8_pg_logic3_y1;
|
|
wire f_u_cla8_and191_y0;
|
|
wire f_u_cla8_and192_f_u_cla8_and191_y0;
|
|
wire f_u_cla8_and192_f_u_cla8_and190_y0;
|
|
wire f_u_cla8_and192_y0;
|
|
wire f_u_cla8_and193_f_u_cla8_pg_logic7_y0;
|
|
wire f_u_cla8_and193_f_u_cla8_pg_logic3_y1;
|
|
wire f_u_cla8_and193_y0;
|
|
wire f_u_cla8_and194_f_u_cla8_and193_y0;
|
|
wire f_u_cla8_and194_f_u_cla8_and192_y0;
|
|
wire f_u_cla8_and194_y0;
|
|
wire f_u_cla8_and195_f_u_cla8_pg_logic5_y0;
|
|
wire f_u_cla8_and195_f_u_cla8_pg_logic4_y1;
|
|
wire f_u_cla8_and195_y0;
|
|
wire f_u_cla8_and196_f_u_cla8_pg_logic6_y0;
|
|
wire f_u_cla8_and196_f_u_cla8_pg_logic4_y1;
|
|
wire f_u_cla8_and196_y0;
|
|
wire f_u_cla8_and197_f_u_cla8_and196_y0;
|
|
wire f_u_cla8_and197_f_u_cla8_and195_y0;
|
|
wire f_u_cla8_and197_y0;
|
|
wire f_u_cla8_and198_f_u_cla8_pg_logic7_y0;
|
|
wire f_u_cla8_and198_f_u_cla8_pg_logic4_y1;
|
|
wire f_u_cla8_and198_y0;
|
|
wire f_u_cla8_and199_f_u_cla8_and198_y0;
|
|
wire f_u_cla8_and199_f_u_cla8_and197_y0;
|
|
wire f_u_cla8_and199_y0;
|
|
wire f_u_cla8_and200_f_u_cla8_pg_logic6_y0;
|
|
wire f_u_cla8_and200_f_u_cla8_pg_logic5_y1;
|
|
wire f_u_cla8_and200_y0;
|
|
wire f_u_cla8_and201_f_u_cla8_pg_logic7_y0;
|
|
wire f_u_cla8_and201_f_u_cla8_pg_logic5_y1;
|
|
wire f_u_cla8_and201_y0;
|
|
wire f_u_cla8_and202_f_u_cla8_and201_y0;
|
|
wire f_u_cla8_and202_f_u_cla8_and200_y0;
|
|
wire f_u_cla8_and202_y0;
|
|
wire f_u_cla8_and203_f_u_cla8_pg_logic7_y0;
|
|
wire f_u_cla8_and203_f_u_cla8_pg_logic6_y1;
|
|
wire f_u_cla8_and203_y0;
|
|
wire f_u_cla8_or28_f_u_cla8_and203_y0;
|
|
wire f_u_cla8_or28_f_u_cla8_and154_y0;
|
|
wire f_u_cla8_or28_y0;
|
|
wire f_u_cla8_or29_f_u_cla8_or28_y0;
|
|
wire f_u_cla8_or29_f_u_cla8_and167_y0;
|
|
wire f_u_cla8_or29_y0;
|
|
wire f_u_cla8_or30_f_u_cla8_or29_y0;
|
|
wire f_u_cla8_or30_f_u_cla8_and178_y0;
|
|
wire f_u_cla8_or30_y0;
|
|
wire f_u_cla8_or31_f_u_cla8_or30_y0;
|
|
wire f_u_cla8_or31_f_u_cla8_and187_y0;
|
|
wire f_u_cla8_or31_y0;
|
|
wire f_u_cla8_or32_f_u_cla8_or31_y0;
|
|
wire f_u_cla8_or32_f_u_cla8_and194_y0;
|
|
wire f_u_cla8_or32_y0;
|
|
wire f_u_cla8_or33_f_u_cla8_or32_y0;
|
|
wire f_u_cla8_or33_f_u_cla8_and199_y0;
|
|
wire f_u_cla8_or33_y0;
|
|
wire f_u_cla8_or34_f_u_cla8_or33_y0;
|
|
wire f_u_cla8_or34_f_u_cla8_and202_y0;
|
|
wire f_u_cla8_or34_y0;
|
|
wire f_u_cla8_or35_f_u_cla8_pg_logic7_y1;
|
|
wire f_u_cla8_or35_f_u_cla8_or34_y0;
|
|
wire f_u_cla8_or35_y0;
|
|
|
|
assign a_0 = a[0];
|
|
assign a_1 = a[1];
|
|
assign a_2 = a[2];
|
|
assign a_3 = a[3];
|
|
assign a_4 = a[4];
|
|
assign a_5 = a[5];
|
|
assign a_6 = a[6];
|
|
assign a_7 = a[7];
|
|
assign b_0 = b[0];
|
|
assign b_1 = b[1];
|
|
assign b_2 = b[2];
|
|
assign b_3 = b[3];
|
|
assign b_4 = b[4];
|
|
assign b_5 = b[5];
|
|
assign b_6 = b[6];
|
|
assign b_7 = b[7];
|
|
assign constant_wire_value_0_a_0 = a_0;
|
|
assign constant_wire_value_0_b_0 = b_0;
|
|
assign constant_wire_value_0_y0 = constant_wire_value_0_a_0 ^ constant_wire_value_0_b_0;
|
|
assign constant_wire_value_0_y1 = ~(constant_wire_value_0_a_0 ^ constant_wire_value_0_b_0);
|
|
assign constant_wire_0 = ~(constant_wire_value_0_y0 | constant_wire_value_0_y1);
|
|
assign f_u_cla8_pg_logic0_a_0 = a_0;
|
|
assign f_u_cla8_pg_logic0_b_0 = b_0;
|
|
assign f_u_cla8_pg_logic0_y0 = f_u_cla8_pg_logic0_a_0 | f_u_cla8_pg_logic0_b_0;
|
|
assign f_u_cla8_pg_logic0_y1 = f_u_cla8_pg_logic0_a_0 & f_u_cla8_pg_logic0_b_0;
|
|
assign f_u_cla8_pg_logic0_y2 = f_u_cla8_pg_logic0_a_0 ^ f_u_cla8_pg_logic0_b_0;
|
|
assign f_u_cla8_xor0_f_u_cla8_pg_logic0_y2 = f_u_cla8_pg_logic0_y2;
|
|
assign f_u_cla8_xor0_constant_wire_0 = constant_wire_0;
|
|
assign f_u_cla8_xor0_y0 = f_u_cla8_xor0_f_u_cla8_pg_logic0_y2 ^ f_u_cla8_xor0_constant_wire_0;
|
|
assign f_u_cla8_and0_f_u_cla8_pg_logic0_y0 = f_u_cla8_pg_logic0_y0;
|
|
assign f_u_cla8_and0_constant_wire_0 = constant_wire_0;
|
|
assign f_u_cla8_and0_y0 = f_u_cla8_and0_f_u_cla8_pg_logic0_y0 & f_u_cla8_and0_constant_wire_0;
|
|
assign f_u_cla8_or0_f_u_cla8_pg_logic0_y1 = f_u_cla8_pg_logic0_y1;
|
|
assign f_u_cla8_or0_f_u_cla8_and0_y0 = f_u_cla8_and0_y0;
|
|
assign f_u_cla8_or0_y0 = f_u_cla8_or0_f_u_cla8_pg_logic0_y1 | f_u_cla8_or0_f_u_cla8_and0_y0;
|
|
assign f_u_cla8_pg_logic1_a_1 = a_1;
|
|
assign f_u_cla8_pg_logic1_b_1 = b_1;
|
|
assign f_u_cla8_pg_logic1_y0 = f_u_cla8_pg_logic1_a_1 | f_u_cla8_pg_logic1_b_1;
|
|
assign f_u_cla8_pg_logic1_y1 = f_u_cla8_pg_logic1_a_1 & f_u_cla8_pg_logic1_b_1;
|
|
assign f_u_cla8_pg_logic1_y2 = f_u_cla8_pg_logic1_a_1 ^ f_u_cla8_pg_logic1_b_1;
|
|
assign f_u_cla8_xor1_f_u_cla8_pg_logic1_y2 = f_u_cla8_pg_logic1_y2;
|
|
assign f_u_cla8_xor1_f_u_cla8_or0_y0 = f_u_cla8_or0_y0;
|
|
assign f_u_cla8_xor1_y0 = f_u_cla8_xor1_f_u_cla8_pg_logic1_y2 ^ f_u_cla8_xor1_f_u_cla8_or0_y0;
|
|
assign f_u_cla8_and1_f_u_cla8_pg_logic0_y0 = f_u_cla8_pg_logic0_y0;
|
|
assign f_u_cla8_and1_constant_wire_0 = constant_wire_0;
|
|
assign f_u_cla8_and1_y0 = f_u_cla8_and1_f_u_cla8_pg_logic0_y0 & f_u_cla8_and1_constant_wire_0;
|
|
assign f_u_cla8_and2_f_u_cla8_pg_logic1_y0 = f_u_cla8_pg_logic1_y0;
|
|
assign f_u_cla8_and2_constant_wire_0 = constant_wire_0;
|
|
assign f_u_cla8_and2_y0 = f_u_cla8_and2_f_u_cla8_pg_logic1_y0 & f_u_cla8_and2_constant_wire_0;
|
|
assign f_u_cla8_and3_f_u_cla8_and2_y0 = f_u_cla8_and2_y0;
|
|
assign f_u_cla8_and3_f_u_cla8_and1_y0 = f_u_cla8_and1_y0;
|
|
assign f_u_cla8_and3_y0 = f_u_cla8_and3_f_u_cla8_and2_y0 & f_u_cla8_and3_f_u_cla8_and1_y0;
|
|
assign f_u_cla8_and4_f_u_cla8_pg_logic1_y0 = f_u_cla8_pg_logic1_y0;
|
|
assign f_u_cla8_and4_f_u_cla8_pg_logic0_y1 = f_u_cla8_pg_logic0_y1;
|
|
assign f_u_cla8_and4_y0 = f_u_cla8_and4_f_u_cla8_pg_logic1_y0 & f_u_cla8_and4_f_u_cla8_pg_logic0_y1;
|
|
assign f_u_cla8_or1_f_u_cla8_and4_y0 = f_u_cla8_and4_y0;
|
|
assign f_u_cla8_or1_f_u_cla8_and3_y0 = f_u_cla8_and3_y0;
|
|
assign f_u_cla8_or1_y0 = f_u_cla8_or1_f_u_cla8_and4_y0 | f_u_cla8_or1_f_u_cla8_and3_y0;
|
|
assign f_u_cla8_or2_f_u_cla8_pg_logic1_y1 = f_u_cla8_pg_logic1_y1;
|
|
assign f_u_cla8_or2_f_u_cla8_or1_y0 = f_u_cla8_or1_y0;
|
|
assign f_u_cla8_or2_y0 = f_u_cla8_or2_f_u_cla8_pg_logic1_y1 | f_u_cla8_or2_f_u_cla8_or1_y0;
|
|
assign f_u_cla8_pg_logic2_a_2 = a_2;
|
|
assign f_u_cla8_pg_logic2_b_2 = b_2;
|
|
assign f_u_cla8_pg_logic2_y0 = f_u_cla8_pg_logic2_a_2 | f_u_cla8_pg_logic2_b_2;
|
|
assign f_u_cla8_pg_logic2_y1 = f_u_cla8_pg_logic2_a_2 & f_u_cla8_pg_logic2_b_2;
|
|
assign f_u_cla8_pg_logic2_y2 = f_u_cla8_pg_logic2_a_2 ^ f_u_cla8_pg_logic2_b_2;
|
|
assign f_u_cla8_xor2_f_u_cla8_pg_logic2_y2 = f_u_cla8_pg_logic2_y2;
|
|
assign f_u_cla8_xor2_f_u_cla8_or2_y0 = f_u_cla8_or2_y0;
|
|
assign f_u_cla8_xor2_y0 = f_u_cla8_xor2_f_u_cla8_pg_logic2_y2 ^ f_u_cla8_xor2_f_u_cla8_or2_y0;
|
|
assign f_u_cla8_and5_f_u_cla8_pg_logic0_y0 = f_u_cla8_pg_logic0_y0;
|
|
assign f_u_cla8_and5_constant_wire_0 = constant_wire_0;
|
|
assign f_u_cla8_and5_y0 = f_u_cla8_and5_f_u_cla8_pg_logic0_y0 & f_u_cla8_and5_constant_wire_0;
|
|
assign f_u_cla8_and6_f_u_cla8_pg_logic1_y0 = f_u_cla8_pg_logic1_y0;
|
|
assign f_u_cla8_and6_constant_wire_0 = constant_wire_0;
|
|
assign f_u_cla8_and6_y0 = f_u_cla8_and6_f_u_cla8_pg_logic1_y0 & f_u_cla8_and6_constant_wire_0;
|
|
assign f_u_cla8_and7_f_u_cla8_and6_y0 = f_u_cla8_and6_y0;
|
|
assign f_u_cla8_and7_f_u_cla8_and5_y0 = f_u_cla8_and5_y0;
|
|
assign f_u_cla8_and7_y0 = f_u_cla8_and7_f_u_cla8_and6_y0 & f_u_cla8_and7_f_u_cla8_and5_y0;
|
|
assign f_u_cla8_and8_f_u_cla8_pg_logic2_y0 = f_u_cla8_pg_logic2_y0;
|
|
assign f_u_cla8_and8_constant_wire_0 = constant_wire_0;
|
|
assign f_u_cla8_and8_y0 = f_u_cla8_and8_f_u_cla8_pg_logic2_y0 & f_u_cla8_and8_constant_wire_0;
|
|
assign f_u_cla8_and9_f_u_cla8_and8_y0 = f_u_cla8_and8_y0;
|
|
assign f_u_cla8_and9_f_u_cla8_and7_y0 = f_u_cla8_and7_y0;
|
|
assign f_u_cla8_and9_y0 = f_u_cla8_and9_f_u_cla8_and8_y0 & f_u_cla8_and9_f_u_cla8_and7_y0;
|
|
assign f_u_cla8_and10_f_u_cla8_pg_logic1_y0 = f_u_cla8_pg_logic1_y0;
|
|
assign f_u_cla8_and10_f_u_cla8_pg_logic0_y1 = f_u_cla8_pg_logic0_y1;
|
|
assign f_u_cla8_and10_y0 = f_u_cla8_and10_f_u_cla8_pg_logic1_y0 & f_u_cla8_and10_f_u_cla8_pg_logic0_y1;
|
|
assign f_u_cla8_and11_f_u_cla8_pg_logic2_y0 = f_u_cla8_pg_logic2_y0;
|
|
assign f_u_cla8_and11_f_u_cla8_pg_logic0_y1 = f_u_cla8_pg_logic0_y1;
|
|
assign f_u_cla8_and11_y0 = f_u_cla8_and11_f_u_cla8_pg_logic2_y0 & f_u_cla8_and11_f_u_cla8_pg_logic0_y1;
|
|
assign f_u_cla8_and12_f_u_cla8_and11_y0 = f_u_cla8_and11_y0;
|
|
assign f_u_cla8_and12_f_u_cla8_and10_y0 = f_u_cla8_and10_y0;
|
|
assign f_u_cla8_and12_y0 = f_u_cla8_and12_f_u_cla8_and11_y0 & f_u_cla8_and12_f_u_cla8_and10_y0;
|
|
assign f_u_cla8_and13_f_u_cla8_pg_logic2_y0 = f_u_cla8_pg_logic2_y0;
|
|
assign f_u_cla8_and13_f_u_cla8_pg_logic1_y1 = f_u_cla8_pg_logic1_y1;
|
|
assign f_u_cla8_and13_y0 = f_u_cla8_and13_f_u_cla8_pg_logic2_y0 & f_u_cla8_and13_f_u_cla8_pg_logic1_y1;
|
|
assign f_u_cla8_or3_f_u_cla8_and13_y0 = f_u_cla8_and13_y0;
|
|
assign f_u_cla8_or3_f_u_cla8_and9_y0 = f_u_cla8_and9_y0;
|
|
assign f_u_cla8_or3_y0 = f_u_cla8_or3_f_u_cla8_and13_y0 | f_u_cla8_or3_f_u_cla8_and9_y0;
|
|
assign f_u_cla8_or4_f_u_cla8_or3_y0 = f_u_cla8_or3_y0;
|
|
assign f_u_cla8_or4_f_u_cla8_and12_y0 = f_u_cla8_and12_y0;
|
|
assign f_u_cla8_or4_y0 = f_u_cla8_or4_f_u_cla8_or3_y0 | f_u_cla8_or4_f_u_cla8_and12_y0;
|
|
assign f_u_cla8_or5_f_u_cla8_pg_logic2_y1 = f_u_cla8_pg_logic2_y1;
|
|
assign f_u_cla8_or5_f_u_cla8_or4_y0 = f_u_cla8_or4_y0;
|
|
assign f_u_cla8_or5_y0 = f_u_cla8_or5_f_u_cla8_pg_logic2_y1 | f_u_cla8_or5_f_u_cla8_or4_y0;
|
|
assign f_u_cla8_pg_logic3_a_3 = a_3;
|
|
assign f_u_cla8_pg_logic3_b_3 = b_3;
|
|
assign f_u_cla8_pg_logic3_y0 = f_u_cla8_pg_logic3_a_3 | f_u_cla8_pg_logic3_b_3;
|
|
assign f_u_cla8_pg_logic3_y1 = f_u_cla8_pg_logic3_a_3 & f_u_cla8_pg_logic3_b_3;
|
|
assign f_u_cla8_pg_logic3_y2 = f_u_cla8_pg_logic3_a_3 ^ f_u_cla8_pg_logic3_b_3;
|
|
assign f_u_cla8_xor3_f_u_cla8_pg_logic3_y2 = f_u_cla8_pg_logic3_y2;
|
|
assign f_u_cla8_xor3_f_u_cla8_or5_y0 = f_u_cla8_or5_y0;
|
|
assign f_u_cla8_xor3_y0 = f_u_cla8_xor3_f_u_cla8_pg_logic3_y2 ^ f_u_cla8_xor3_f_u_cla8_or5_y0;
|
|
assign f_u_cla8_and14_f_u_cla8_pg_logic0_y0 = f_u_cla8_pg_logic0_y0;
|
|
assign f_u_cla8_and14_constant_wire_0 = constant_wire_0;
|
|
assign f_u_cla8_and14_y0 = f_u_cla8_and14_f_u_cla8_pg_logic0_y0 & f_u_cla8_and14_constant_wire_0;
|
|
assign f_u_cla8_and15_f_u_cla8_pg_logic1_y0 = f_u_cla8_pg_logic1_y0;
|
|
assign f_u_cla8_and15_constant_wire_0 = constant_wire_0;
|
|
assign f_u_cla8_and15_y0 = f_u_cla8_and15_f_u_cla8_pg_logic1_y0 & f_u_cla8_and15_constant_wire_0;
|
|
assign f_u_cla8_and16_f_u_cla8_and15_y0 = f_u_cla8_and15_y0;
|
|
assign f_u_cla8_and16_f_u_cla8_and14_y0 = f_u_cla8_and14_y0;
|
|
assign f_u_cla8_and16_y0 = f_u_cla8_and16_f_u_cla8_and15_y0 & f_u_cla8_and16_f_u_cla8_and14_y0;
|
|
assign f_u_cla8_and17_f_u_cla8_pg_logic2_y0 = f_u_cla8_pg_logic2_y0;
|
|
assign f_u_cla8_and17_constant_wire_0 = constant_wire_0;
|
|
assign f_u_cla8_and17_y0 = f_u_cla8_and17_f_u_cla8_pg_logic2_y0 & f_u_cla8_and17_constant_wire_0;
|
|
assign f_u_cla8_and18_f_u_cla8_and17_y0 = f_u_cla8_and17_y0;
|
|
assign f_u_cla8_and18_f_u_cla8_and16_y0 = f_u_cla8_and16_y0;
|
|
assign f_u_cla8_and18_y0 = f_u_cla8_and18_f_u_cla8_and17_y0 & f_u_cla8_and18_f_u_cla8_and16_y0;
|
|
assign f_u_cla8_and19_f_u_cla8_pg_logic3_y0 = f_u_cla8_pg_logic3_y0;
|
|
assign f_u_cla8_and19_constant_wire_0 = constant_wire_0;
|
|
assign f_u_cla8_and19_y0 = f_u_cla8_and19_f_u_cla8_pg_logic3_y0 & f_u_cla8_and19_constant_wire_0;
|
|
assign f_u_cla8_and20_f_u_cla8_and19_y0 = f_u_cla8_and19_y0;
|
|
assign f_u_cla8_and20_f_u_cla8_and18_y0 = f_u_cla8_and18_y0;
|
|
assign f_u_cla8_and20_y0 = f_u_cla8_and20_f_u_cla8_and19_y0 & f_u_cla8_and20_f_u_cla8_and18_y0;
|
|
assign f_u_cla8_and21_f_u_cla8_pg_logic1_y0 = f_u_cla8_pg_logic1_y0;
|
|
assign f_u_cla8_and21_f_u_cla8_pg_logic0_y1 = f_u_cla8_pg_logic0_y1;
|
|
assign f_u_cla8_and21_y0 = f_u_cla8_and21_f_u_cla8_pg_logic1_y0 & f_u_cla8_and21_f_u_cla8_pg_logic0_y1;
|
|
assign f_u_cla8_and22_f_u_cla8_pg_logic2_y0 = f_u_cla8_pg_logic2_y0;
|
|
assign f_u_cla8_and22_f_u_cla8_pg_logic0_y1 = f_u_cla8_pg_logic0_y1;
|
|
assign f_u_cla8_and22_y0 = f_u_cla8_and22_f_u_cla8_pg_logic2_y0 & f_u_cla8_and22_f_u_cla8_pg_logic0_y1;
|
|
assign f_u_cla8_and23_f_u_cla8_and22_y0 = f_u_cla8_and22_y0;
|
|
assign f_u_cla8_and23_f_u_cla8_and21_y0 = f_u_cla8_and21_y0;
|
|
assign f_u_cla8_and23_y0 = f_u_cla8_and23_f_u_cla8_and22_y0 & f_u_cla8_and23_f_u_cla8_and21_y0;
|
|
assign f_u_cla8_and24_f_u_cla8_pg_logic3_y0 = f_u_cla8_pg_logic3_y0;
|
|
assign f_u_cla8_and24_f_u_cla8_pg_logic0_y1 = f_u_cla8_pg_logic0_y1;
|
|
assign f_u_cla8_and24_y0 = f_u_cla8_and24_f_u_cla8_pg_logic3_y0 & f_u_cla8_and24_f_u_cla8_pg_logic0_y1;
|
|
assign f_u_cla8_and25_f_u_cla8_and24_y0 = f_u_cla8_and24_y0;
|
|
assign f_u_cla8_and25_f_u_cla8_and23_y0 = f_u_cla8_and23_y0;
|
|
assign f_u_cla8_and25_y0 = f_u_cla8_and25_f_u_cla8_and24_y0 & f_u_cla8_and25_f_u_cla8_and23_y0;
|
|
assign f_u_cla8_and26_f_u_cla8_pg_logic2_y0 = f_u_cla8_pg_logic2_y0;
|
|
assign f_u_cla8_and26_f_u_cla8_pg_logic1_y1 = f_u_cla8_pg_logic1_y1;
|
|
assign f_u_cla8_and26_y0 = f_u_cla8_and26_f_u_cla8_pg_logic2_y0 & f_u_cla8_and26_f_u_cla8_pg_logic1_y1;
|
|
assign f_u_cla8_and27_f_u_cla8_pg_logic3_y0 = f_u_cla8_pg_logic3_y0;
|
|
assign f_u_cla8_and27_f_u_cla8_pg_logic1_y1 = f_u_cla8_pg_logic1_y1;
|
|
assign f_u_cla8_and27_y0 = f_u_cla8_and27_f_u_cla8_pg_logic3_y0 & f_u_cla8_and27_f_u_cla8_pg_logic1_y1;
|
|
assign f_u_cla8_and28_f_u_cla8_and27_y0 = f_u_cla8_and27_y0;
|
|
assign f_u_cla8_and28_f_u_cla8_and26_y0 = f_u_cla8_and26_y0;
|
|
assign f_u_cla8_and28_y0 = f_u_cla8_and28_f_u_cla8_and27_y0 & f_u_cla8_and28_f_u_cla8_and26_y0;
|
|
assign f_u_cla8_and29_f_u_cla8_pg_logic3_y0 = f_u_cla8_pg_logic3_y0;
|
|
assign f_u_cla8_and29_f_u_cla8_pg_logic2_y1 = f_u_cla8_pg_logic2_y1;
|
|
assign f_u_cla8_and29_y0 = f_u_cla8_and29_f_u_cla8_pg_logic3_y0 & f_u_cla8_and29_f_u_cla8_pg_logic2_y1;
|
|
assign f_u_cla8_or6_f_u_cla8_and29_y0 = f_u_cla8_and29_y0;
|
|
assign f_u_cla8_or6_f_u_cla8_and20_y0 = f_u_cla8_and20_y0;
|
|
assign f_u_cla8_or6_y0 = f_u_cla8_or6_f_u_cla8_and29_y0 | f_u_cla8_or6_f_u_cla8_and20_y0;
|
|
assign f_u_cla8_or7_f_u_cla8_or6_y0 = f_u_cla8_or6_y0;
|
|
assign f_u_cla8_or7_f_u_cla8_and25_y0 = f_u_cla8_and25_y0;
|
|
assign f_u_cla8_or7_y0 = f_u_cla8_or7_f_u_cla8_or6_y0 | f_u_cla8_or7_f_u_cla8_and25_y0;
|
|
assign f_u_cla8_or8_f_u_cla8_or7_y0 = f_u_cla8_or7_y0;
|
|
assign f_u_cla8_or8_f_u_cla8_and28_y0 = f_u_cla8_and28_y0;
|
|
assign f_u_cla8_or8_y0 = f_u_cla8_or8_f_u_cla8_or7_y0 | f_u_cla8_or8_f_u_cla8_and28_y0;
|
|
assign f_u_cla8_or9_f_u_cla8_pg_logic3_y1 = f_u_cla8_pg_logic3_y1;
|
|
assign f_u_cla8_or9_f_u_cla8_or8_y0 = f_u_cla8_or8_y0;
|
|
assign f_u_cla8_or9_y0 = f_u_cla8_or9_f_u_cla8_pg_logic3_y1 | f_u_cla8_or9_f_u_cla8_or8_y0;
|
|
assign f_u_cla8_pg_logic4_a_4 = a_4;
|
|
assign f_u_cla8_pg_logic4_b_4 = b_4;
|
|
assign f_u_cla8_pg_logic4_y0 = f_u_cla8_pg_logic4_a_4 | f_u_cla8_pg_logic4_b_4;
|
|
assign f_u_cla8_pg_logic4_y1 = f_u_cla8_pg_logic4_a_4 & f_u_cla8_pg_logic4_b_4;
|
|
assign f_u_cla8_pg_logic4_y2 = f_u_cla8_pg_logic4_a_4 ^ f_u_cla8_pg_logic4_b_4;
|
|
assign f_u_cla8_xor4_f_u_cla8_pg_logic4_y2 = f_u_cla8_pg_logic4_y2;
|
|
assign f_u_cla8_xor4_f_u_cla8_or9_y0 = f_u_cla8_or9_y0;
|
|
assign f_u_cla8_xor4_y0 = f_u_cla8_xor4_f_u_cla8_pg_logic4_y2 ^ f_u_cla8_xor4_f_u_cla8_or9_y0;
|
|
assign f_u_cla8_and30_f_u_cla8_pg_logic0_y0 = f_u_cla8_pg_logic0_y0;
|
|
assign f_u_cla8_and30_constant_wire_0 = constant_wire_0;
|
|
assign f_u_cla8_and30_y0 = f_u_cla8_and30_f_u_cla8_pg_logic0_y0 & f_u_cla8_and30_constant_wire_0;
|
|
assign f_u_cla8_and31_f_u_cla8_pg_logic1_y0 = f_u_cla8_pg_logic1_y0;
|
|
assign f_u_cla8_and31_constant_wire_0 = constant_wire_0;
|
|
assign f_u_cla8_and31_y0 = f_u_cla8_and31_f_u_cla8_pg_logic1_y0 & f_u_cla8_and31_constant_wire_0;
|
|
assign f_u_cla8_and32_f_u_cla8_and31_y0 = f_u_cla8_and31_y0;
|
|
assign f_u_cla8_and32_f_u_cla8_and30_y0 = f_u_cla8_and30_y0;
|
|
assign f_u_cla8_and32_y0 = f_u_cla8_and32_f_u_cla8_and31_y0 & f_u_cla8_and32_f_u_cla8_and30_y0;
|
|
assign f_u_cla8_and33_f_u_cla8_pg_logic2_y0 = f_u_cla8_pg_logic2_y0;
|
|
assign f_u_cla8_and33_constant_wire_0 = constant_wire_0;
|
|
assign f_u_cla8_and33_y0 = f_u_cla8_and33_f_u_cla8_pg_logic2_y0 & f_u_cla8_and33_constant_wire_0;
|
|
assign f_u_cla8_and34_f_u_cla8_and33_y0 = f_u_cla8_and33_y0;
|
|
assign f_u_cla8_and34_f_u_cla8_and32_y0 = f_u_cla8_and32_y0;
|
|
assign f_u_cla8_and34_y0 = f_u_cla8_and34_f_u_cla8_and33_y0 & f_u_cla8_and34_f_u_cla8_and32_y0;
|
|
assign f_u_cla8_and35_f_u_cla8_pg_logic3_y0 = f_u_cla8_pg_logic3_y0;
|
|
assign f_u_cla8_and35_constant_wire_0 = constant_wire_0;
|
|
assign f_u_cla8_and35_y0 = f_u_cla8_and35_f_u_cla8_pg_logic3_y0 & f_u_cla8_and35_constant_wire_0;
|
|
assign f_u_cla8_and36_f_u_cla8_and35_y0 = f_u_cla8_and35_y0;
|
|
assign f_u_cla8_and36_f_u_cla8_and34_y0 = f_u_cla8_and34_y0;
|
|
assign f_u_cla8_and36_y0 = f_u_cla8_and36_f_u_cla8_and35_y0 & f_u_cla8_and36_f_u_cla8_and34_y0;
|
|
assign f_u_cla8_and37_f_u_cla8_pg_logic4_y0 = f_u_cla8_pg_logic4_y0;
|
|
assign f_u_cla8_and37_constant_wire_0 = constant_wire_0;
|
|
assign f_u_cla8_and37_y0 = f_u_cla8_and37_f_u_cla8_pg_logic4_y0 & f_u_cla8_and37_constant_wire_0;
|
|
assign f_u_cla8_and38_f_u_cla8_and37_y0 = f_u_cla8_and37_y0;
|
|
assign f_u_cla8_and38_f_u_cla8_and36_y0 = f_u_cla8_and36_y0;
|
|
assign f_u_cla8_and38_y0 = f_u_cla8_and38_f_u_cla8_and37_y0 & f_u_cla8_and38_f_u_cla8_and36_y0;
|
|
assign f_u_cla8_and39_f_u_cla8_pg_logic1_y0 = f_u_cla8_pg_logic1_y0;
|
|
assign f_u_cla8_and39_f_u_cla8_pg_logic0_y1 = f_u_cla8_pg_logic0_y1;
|
|
assign f_u_cla8_and39_y0 = f_u_cla8_and39_f_u_cla8_pg_logic1_y0 & f_u_cla8_and39_f_u_cla8_pg_logic0_y1;
|
|
assign f_u_cla8_and40_f_u_cla8_pg_logic2_y0 = f_u_cla8_pg_logic2_y0;
|
|
assign f_u_cla8_and40_f_u_cla8_pg_logic0_y1 = f_u_cla8_pg_logic0_y1;
|
|
assign f_u_cla8_and40_y0 = f_u_cla8_and40_f_u_cla8_pg_logic2_y0 & f_u_cla8_and40_f_u_cla8_pg_logic0_y1;
|
|
assign f_u_cla8_and41_f_u_cla8_and40_y0 = f_u_cla8_and40_y0;
|
|
assign f_u_cla8_and41_f_u_cla8_and39_y0 = f_u_cla8_and39_y0;
|
|
assign f_u_cla8_and41_y0 = f_u_cla8_and41_f_u_cla8_and40_y0 & f_u_cla8_and41_f_u_cla8_and39_y0;
|
|
assign f_u_cla8_and42_f_u_cla8_pg_logic3_y0 = f_u_cla8_pg_logic3_y0;
|
|
assign f_u_cla8_and42_f_u_cla8_pg_logic0_y1 = f_u_cla8_pg_logic0_y1;
|
|
assign f_u_cla8_and42_y0 = f_u_cla8_and42_f_u_cla8_pg_logic3_y0 & f_u_cla8_and42_f_u_cla8_pg_logic0_y1;
|
|
assign f_u_cla8_and43_f_u_cla8_and42_y0 = f_u_cla8_and42_y0;
|
|
assign f_u_cla8_and43_f_u_cla8_and41_y0 = f_u_cla8_and41_y0;
|
|
assign f_u_cla8_and43_y0 = f_u_cla8_and43_f_u_cla8_and42_y0 & f_u_cla8_and43_f_u_cla8_and41_y0;
|
|
assign f_u_cla8_and44_f_u_cla8_pg_logic4_y0 = f_u_cla8_pg_logic4_y0;
|
|
assign f_u_cla8_and44_f_u_cla8_pg_logic0_y1 = f_u_cla8_pg_logic0_y1;
|
|
assign f_u_cla8_and44_y0 = f_u_cla8_and44_f_u_cla8_pg_logic4_y0 & f_u_cla8_and44_f_u_cla8_pg_logic0_y1;
|
|
assign f_u_cla8_and45_f_u_cla8_and44_y0 = f_u_cla8_and44_y0;
|
|
assign f_u_cla8_and45_f_u_cla8_and43_y0 = f_u_cla8_and43_y0;
|
|
assign f_u_cla8_and45_y0 = f_u_cla8_and45_f_u_cla8_and44_y0 & f_u_cla8_and45_f_u_cla8_and43_y0;
|
|
assign f_u_cla8_and46_f_u_cla8_pg_logic2_y0 = f_u_cla8_pg_logic2_y0;
|
|
assign f_u_cla8_and46_f_u_cla8_pg_logic1_y1 = f_u_cla8_pg_logic1_y1;
|
|
assign f_u_cla8_and46_y0 = f_u_cla8_and46_f_u_cla8_pg_logic2_y0 & f_u_cla8_and46_f_u_cla8_pg_logic1_y1;
|
|
assign f_u_cla8_and47_f_u_cla8_pg_logic3_y0 = f_u_cla8_pg_logic3_y0;
|
|
assign f_u_cla8_and47_f_u_cla8_pg_logic1_y1 = f_u_cla8_pg_logic1_y1;
|
|
assign f_u_cla8_and47_y0 = f_u_cla8_and47_f_u_cla8_pg_logic3_y0 & f_u_cla8_and47_f_u_cla8_pg_logic1_y1;
|
|
assign f_u_cla8_and48_f_u_cla8_and47_y0 = f_u_cla8_and47_y0;
|
|
assign f_u_cla8_and48_f_u_cla8_and46_y0 = f_u_cla8_and46_y0;
|
|
assign f_u_cla8_and48_y0 = f_u_cla8_and48_f_u_cla8_and47_y0 & f_u_cla8_and48_f_u_cla8_and46_y0;
|
|
assign f_u_cla8_and49_f_u_cla8_pg_logic4_y0 = f_u_cla8_pg_logic4_y0;
|
|
assign f_u_cla8_and49_f_u_cla8_pg_logic1_y1 = f_u_cla8_pg_logic1_y1;
|
|
assign f_u_cla8_and49_y0 = f_u_cla8_and49_f_u_cla8_pg_logic4_y0 & f_u_cla8_and49_f_u_cla8_pg_logic1_y1;
|
|
assign f_u_cla8_and50_f_u_cla8_and49_y0 = f_u_cla8_and49_y0;
|
|
assign f_u_cla8_and50_f_u_cla8_and48_y0 = f_u_cla8_and48_y0;
|
|
assign f_u_cla8_and50_y0 = f_u_cla8_and50_f_u_cla8_and49_y0 & f_u_cla8_and50_f_u_cla8_and48_y0;
|
|
assign f_u_cla8_and51_f_u_cla8_pg_logic3_y0 = f_u_cla8_pg_logic3_y0;
|
|
assign f_u_cla8_and51_f_u_cla8_pg_logic2_y1 = f_u_cla8_pg_logic2_y1;
|
|
assign f_u_cla8_and51_y0 = f_u_cla8_and51_f_u_cla8_pg_logic3_y0 & f_u_cla8_and51_f_u_cla8_pg_logic2_y1;
|
|
assign f_u_cla8_and52_f_u_cla8_pg_logic4_y0 = f_u_cla8_pg_logic4_y0;
|
|
assign f_u_cla8_and52_f_u_cla8_pg_logic2_y1 = f_u_cla8_pg_logic2_y1;
|
|
assign f_u_cla8_and52_y0 = f_u_cla8_and52_f_u_cla8_pg_logic4_y0 & f_u_cla8_and52_f_u_cla8_pg_logic2_y1;
|
|
assign f_u_cla8_and53_f_u_cla8_and52_y0 = f_u_cla8_and52_y0;
|
|
assign f_u_cla8_and53_f_u_cla8_and51_y0 = f_u_cla8_and51_y0;
|
|
assign f_u_cla8_and53_y0 = f_u_cla8_and53_f_u_cla8_and52_y0 & f_u_cla8_and53_f_u_cla8_and51_y0;
|
|
assign f_u_cla8_and54_f_u_cla8_pg_logic4_y0 = f_u_cla8_pg_logic4_y0;
|
|
assign f_u_cla8_and54_f_u_cla8_pg_logic3_y1 = f_u_cla8_pg_logic3_y1;
|
|
assign f_u_cla8_and54_y0 = f_u_cla8_and54_f_u_cla8_pg_logic4_y0 & f_u_cla8_and54_f_u_cla8_pg_logic3_y1;
|
|
assign f_u_cla8_or10_f_u_cla8_and54_y0 = f_u_cla8_and54_y0;
|
|
assign f_u_cla8_or10_f_u_cla8_and38_y0 = f_u_cla8_and38_y0;
|
|
assign f_u_cla8_or10_y0 = f_u_cla8_or10_f_u_cla8_and54_y0 | f_u_cla8_or10_f_u_cla8_and38_y0;
|
|
assign f_u_cla8_or11_f_u_cla8_or10_y0 = f_u_cla8_or10_y0;
|
|
assign f_u_cla8_or11_f_u_cla8_and45_y0 = f_u_cla8_and45_y0;
|
|
assign f_u_cla8_or11_y0 = f_u_cla8_or11_f_u_cla8_or10_y0 | f_u_cla8_or11_f_u_cla8_and45_y0;
|
|
assign f_u_cla8_or12_f_u_cla8_or11_y0 = f_u_cla8_or11_y0;
|
|
assign f_u_cla8_or12_f_u_cla8_and50_y0 = f_u_cla8_and50_y0;
|
|
assign f_u_cla8_or12_y0 = f_u_cla8_or12_f_u_cla8_or11_y0 | f_u_cla8_or12_f_u_cla8_and50_y0;
|
|
assign f_u_cla8_or13_f_u_cla8_or12_y0 = f_u_cla8_or12_y0;
|
|
assign f_u_cla8_or13_f_u_cla8_and53_y0 = f_u_cla8_and53_y0;
|
|
assign f_u_cla8_or13_y0 = f_u_cla8_or13_f_u_cla8_or12_y0 | f_u_cla8_or13_f_u_cla8_and53_y0;
|
|
assign f_u_cla8_or14_f_u_cla8_pg_logic4_y1 = f_u_cla8_pg_logic4_y1;
|
|
assign f_u_cla8_or14_f_u_cla8_or13_y0 = f_u_cla8_or13_y0;
|
|
assign f_u_cla8_or14_y0 = f_u_cla8_or14_f_u_cla8_pg_logic4_y1 | f_u_cla8_or14_f_u_cla8_or13_y0;
|
|
assign f_u_cla8_pg_logic5_a_5 = a_5;
|
|
assign f_u_cla8_pg_logic5_b_5 = b_5;
|
|
assign f_u_cla8_pg_logic5_y0 = f_u_cla8_pg_logic5_a_5 | f_u_cla8_pg_logic5_b_5;
|
|
assign f_u_cla8_pg_logic5_y1 = f_u_cla8_pg_logic5_a_5 & f_u_cla8_pg_logic5_b_5;
|
|
assign f_u_cla8_pg_logic5_y2 = f_u_cla8_pg_logic5_a_5 ^ f_u_cla8_pg_logic5_b_5;
|
|
assign f_u_cla8_xor5_f_u_cla8_pg_logic5_y2 = f_u_cla8_pg_logic5_y2;
|
|
assign f_u_cla8_xor5_f_u_cla8_or14_y0 = f_u_cla8_or14_y0;
|
|
assign f_u_cla8_xor5_y0 = f_u_cla8_xor5_f_u_cla8_pg_logic5_y2 ^ f_u_cla8_xor5_f_u_cla8_or14_y0;
|
|
assign f_u_cla8_and55_f_u_cla8_pg_logic0_y0 = f_u_cla8_pg_logic0_y0;
|
|
assign f_u_cla8_and55_constant_wire_0 = constant_wire_0;
|
|
assign f_u_cla8_and55_y0 = f_u_cla8_and55_f_u_cla8_pg_logic0_y0 & f_u_cla8_and55_constant_wire_0;
|
|
assign f_u_cla8_and56_f_u_cla8_pg_logic1_y0 = f_u_cla8_pg_logic1_y0;
|
|
assign f_u_cla8_and56_constant_wire_0 = constant_wire_0;
|
|
assign f_u_cla8_and56_y0 = f_u_cla8_and56_f_u_cla8_pg_logic1_y0 & f_u_cla8_and56_constant_wire_0;
|
|
assign f_u_cla8_and57_f_u_cla8_and56_y0 = f_u_cla8_and56_y0;
|
|
assign f_u_cla8_and57_f_u_cla8_and55_y0 = f_u_cla8_and55_y0;
|
|
assign f_u_cla8_and57_y0 = f_u_cla8_and57_f_u_cla8_and56_y0 & f_u_cla8_and57_f_u_cla8_and55_y0;
|
|
assign f_u_cla8_and58_f_u_cla8_pg_logic2_y0 = f_u_cla8_pg_logic2_y0;
|
|
assign f_u_cla8_and58_constant_wire_0 = constant_wire_0;
|
|
assign f_u_cla8_and58_y0 = f_u_cla8_and58_f_u_cla8_pg_logic2_y0 & f_u_cla8_and58_constant_wire_0;
|
|
assign f_u_cla8_and59_f_u_cla8_and58_y0 = f_u_cla8_and58_y0;
|
|
assign f_u_cla8_and59_f_u_cla8_and57_y0 = f_u_cla8_and57_y0;
|
|
assign f_u_cla8_and59_y0 = f_u_cla8_and59_f_u_cla8_and58_y0 & f_u_cla8_and59_f_u_cla8_and57_y0;
|
|
assign f_u_cla8_and60_f_u_cla8_pg_logic3_y0 = f_u_cla8_pg_logic3_y0;
|
|
assign f_u_cla8_and60_constant_wire_0 = constant_wire_0;
|
|
assign f_u_cla8_and60_y0 = f_u_cla8_and60_f_u_cla8_pg_logic3_y0 & f_u_cla8_and60_constant_wire_0;
|
|
assign f_u_cla8_and61_f_u_cla8_and60_y0 = f_u_cla8_and60_y0;
|
|
assign f_u_cla8_and61_f_u_cla8_and59_y0 = f_u_cla8_and59_y0;
|
|
assign f_u_cla8_and61_y0 = f_u_cla8_and61_f_u_cla8_and60_y0 & f_u_cla8_and61_f_u_cla8_and59_y0;
|
|
assign f_u_cla8_and62_f_u_cla8_pg_logic4_y0 = f_u_cla8_pg_logic4_y0;
|
|
assign f_u_cla8_and62_constant_wire_0 = constant_wire_0;
|
|
assign f_u_cla8_and62_y0 = f_u_cla8_and62_f_u_cla8_pg_logic4_y0 & f_u_cla8_and62_constant_wire_0;
|
|
assign f_u_cla8_and63_f_u_cla8_and62_y0 = f_u_cla8_and62_y0;
|
|
assign f_u_cla8_and63_f_u_cla8_and61_y0 = f_u_cla8_and61_y0;
|
|
assign f_u_cla8_and63_y0 = f_u_cla8_and63_f_u_cla8_and62_y0 & f_u_cla8_and63_f_u_cla8_and61_y0;
|
|
assign f_u_cla8_and64_f_u_cla8_pg_logic5_y0 = f_u_cla8_pg_logic5_y0;
|
|
assign f_u_cla8_and64_constant_wire_0 = constant_wire_0;
|
|
assign f_u_cla8_and64_y0 = f_u_cla8_and64_f_u_cla8_pg_logic5_y0 & f_u_cla8_and64_constant_wire_0;
|
|
assign f_u_cla8_and65_f_u_cla8_and64_y0 = f_u_cla8_and64_y0;
|
|
assign f_u_cla8_and65_f_u_cla8_and63_y0 = f_u_cla8_and63_y0;
|
|
assign f_u_cla8_and65_y0 = f_u_cla8_and65_f_u_cla8_and64_y0 & f_u_cla8_and65_f_u_cla8_and63_y0;
|
|
assign f_u_cla8_and66_f_u_cla8_pg_logic1_y0 = f_u_cla8_pg_logic1_y0;
|
|
assign f_u_cla8_and66_f_u_cla8_pg_logic0_y1 = f_u_cla8_pg_logic0_y1;
|
|
assign f_u_cla8_and66_y0 = f_u_cla8_and66_f_u_cla8_pg_logic1_y0 & f_u_cla8_and66_f_u_cla8_pg_logic0_y1;
|
|
assign f_u_cla8_and67_f_u_cla8_pg_logic2_y0 = f_u_cla8_pg_logic2_y0;
|
|
assign f_u_cla8_and67_f_u_cla8_pg_logic0_y1 = f_u_cla8_pg_logic0_y1;
|
|
assign f_u_cla8_and67_y0 = f_u_cla8_and67_f_u_cla8_pg_logic2_y0 & f_u_cla8_and67_f_u_cla8_pg_logic0_y1;
|
|
assign f_u_cla8_and68_f_u_cla8_and67_y0 = f_u_cla8_and67_y0;
|
|
assign f_u_cla8_and68_f_u_cla8_and66_y0 = f_u_cla8_and66_y0;
|
|
assign f_u_cla8_and68_y0 = f_u_cla8_and68_f_u_cla8_and67_y0 & f_u_cla8_and68_f_u_cla8_and66_y0;
|
|
assign f_u_cla8_and69_f_u_cla8_pg_logic3_y0 = f_u_cla8_pg_logic3_y0;
|
|
assign f_u_cla8_and69_f_u_cla8_pg_logic0_y1 = f_u_cla8_pg_logic0_y1;
|
|
assign f_u_cla8_and69_y0 = f_u_cla8_and69_f_u_cla8_pg_logic3_y0 & f_u_cla8_and69_f_u_cla8_pg_logic0_y1;
|
|
assign f_u_cla8_and70_f_u_cla8_and69_y0 = f_u_cla8_and69_y0;
|
|
assign f_u_cla8_and70_f_u_cla8_and68_y0 = f_u_cla8_and68_y0;
|
|
assign f_u_cla8_and70_y0 = f_u_cla8_and70_f_u_cla8_and69_y0 & f_u_cla8_and70_f_u_cla8_and68_y0;
|
|
assign f_u_cla8_and71_f_u_cla8_pg_logic4_y0 = f_u_cla8_pg_logic4_y0;
|
|
assign f_u_cla8_and71_f_u_cla8_pg_logic0_y1 = f_u_cla8_pg_logic0_y1;
|
|
assign f_u_cla8_and71_y0 = f_u_cla8_and71_f_u_cla8_pg_logic4_y0 & f_u_cla8_and71_f_u_cla8_pg_logic0_y1;
|
|
assign f_u_cla8_and72_f_u_cla8_and71_y0 = f_u_cla8_and71_y0;
|
|
assign f_u_cla8_and72_f_u_cla8_and70_y0 = f_u_cla8_and70_y0;
|
|
assign f_u_cla8_and72_y0 = f_u_cla8_and72_f_u_cla8_and71_y0 & f_u_cla8_and72_f_u_cla8_and70_y0;
|
|
assign f_u_cla8_and73_f_u_cla8_pg_logic5_y0 = f_u_cla8_pg_logic5_y0;
|
|
assign f_u_cla8_and73_f_u_cla8_pg_logic0_y1 = f_u_cla8_pg_logic0_y1;
|
|
assign f_u_cla8_and73_y0 = f_u_cla8_and73_f_u_cla8_pg_logic5_y0 & f_u_cla8_and73_f_u_cla8_pg_logic0_y1;
|
|
assign f_u_cla8_and74_f_u_cla8_and73_y0 = f_u_cla8_and73_y0;
|
|
assign f_u_cla8_and74_f_u_cla8_and72_y0 = f_u_cla8_and72_y0;
|
|
assign f_u_cla8_and74_y0 = f_u_cla8_and74_f_u_cla8_and73_y0 & f_u_cla8_and74_f_u_cla8_and72_y0;
|
|
assign f_u_cla8_and75_f_u_cla8_pg_logic2_y0 = f_u_cla8_pg_logic2_y0;
|
|
assign f_u_cla8_and75_f_u_cla8_pg_logic1_y1 = f_u_cla8_pg_logic1_y1;
|
|
assign f_u_cla8_and75_y0 = f_u_cla8_and75_f_u_cla8_pg_logic2_y0 & f_u_cla8_and75_f_u_cla8_pg_logic1_y1;
|
|
assign f_u_cla8_and76_f_u_cla8_pg_logic3_y0 = f_u_cla8_pg_logic3_y0;
|
|
assign f_u_cla8_and76_f_u_cla8_pg_logic1_y1 = f_u_cla8_pg_logic1_y1;
|
|
assign f_u_cla8_and76_y0 = f_u_cla8_and76_f_u_cla8_pg_logic3_y0 & f_u_cla8_and76_f_u_cla8_pg_logic1_y1;
|
|
assign f_u_cla8_and77_f_u_cla8_and76_y0 = f_u_cla8_and76_y0;
|
|
assign f_u_cla8_and77_f_u_cla8_and75_y0 = f_u_cla8_and75_y0;
|
|
assign f_u_cla8_and77_y0 = f_u_cla8_and77_f_u_cla8_and76_y0 & f_u_cla8_and77_f_u_cla8_and75_y0;
|
|
assign f_u_cla8_and78_f_u_cla8_pg_logic4_y0 = f_u_cla8_pg_logic4_y0;
|
|
assign f_u_cla8_and78_f_u_cla8_pg_logic1_y1 = f_u_cla8_pg_logic1_y1;
|
|
assign f_u_cla8_and78_y0 = f_u_cla8_and78_f_u_cla8_pg_logic4_y0 & f_u_cla8_and78_f_u_cla8_pg_logic1_y1;
|
|
assign f_u_cla8_and79_f_u_cla8_and78_y0 = f_u_cla8_and78_y0;
|
|
assign f_u_cla8_and79_f_u_cla8_and77_y0 = f_u_cla8_and77_y0;
|
|
assign f_u_cla8_and79_y0 = f_u_cla8_and79_f_u_cla8_and78_y0 & f_u_cla8_and79_f_u_cla8_and77_y0;
|
|
assign f_u_cla8_and80_f_u_cla8_pg_logic5_y0 = f_u_cla8_pg_logic5_y0;
|
|
assign f_u_cla8_and80_f_u_cla8_pg_logic1_y1 = f_u_cla8_pg_logic1_y1;
|
|
assign f_u_cla8_and80_y0 = f_u_cla8_and80_f_u_cla8_pg_logic5_y0 & f_u_cla8_and80_f_u_cla8_pg_logic1_y1;
|
|
assign f_u_cla8_and81_f_u_cla8_and80_y0 = f_u_cla8_and80_y0;
|
|
assign f_u_cla8_and81_f_u_cla8_and79_y0 = f_u_cla8_and79_y0;
|
|
assign f_u_cla8_and81_y0 = f_u_cla8_and81_f_u_cla8_and80_y0 & f_u_cla8_and81_f_u_cla8_and79_y0;
|
|
assign f_u_cla8_and82_f_u_cla8_pg_logic3_y0 = f_u_cla8_pg_logic3_y0;
|
|
assign f_u_cla8_and82_f_u_cla8_pg_logic2_y1 = f_u_cla8_pg_logic2_y1;
|
|
assign f_u_cla8_and82_y0 = f_u_cla8_and82_f_u_cla8_pg_logic3_y0 & f_u_cla8_and82_f_u_cla8_pg_logic2_y1;
|
|
assign f_u_cla8_and83_f_u_cla8_pg_logic4_y0 = f_u_cla8_pg_logic4_y0;
|
|
assign f_u_cla8_and83_f_u_cla8_pg_logic2_y1 = f_u_cla8_pg_logic2_y1;
|
|
assign f_u_cla8_and83_y0 = f_u_cla8_and83_f_u_cla8_pg_logic4_y0 & f_u_cla8_and83_f_u_cla8_pg_logic2_y1;
|
|
assign f_u_cla8_and84_f_u_cla8_and83_y0 = f_u_cla8_and83_y0;
|
|
assign f_u_cla8_and84_f_u_cla8_and82_y0 = f_u_cla8_and82_y0;
|
|
assign f_u_cla8_and84_y0 = f_u_cla8_and84_f_u_cla8_and83_y0 & f_u_cla8_and84_f_u_cla8_and82_y0;
|
|
assign f_u_cla8_and85_f_u_cla8_pg_logic5_y0 = f_u_cla8_pg_logic5_y0;
|
|
assign f_u_cla8_and85_f_u_cla8_pg_logic2_y1 = f_u_cla8_pg_logic2_y1;
|
|
assign f_u_cla8_and85_y0 = f_u_cla8_and85_f_u_cla8_pg_logic5_y0 & f_u_cla8_and85_f_u_cla8_pg_logic2_y1;
|
|
assign f_u_cla8_and86_f_u_cla8_and85_y0 = f_u_cla8_and85_y0;
|
|
assign f_u_cla8_and86_f_u_cla8_and84_y0 = f_u_cla8_and84_y0;
|
|
assign f_u_cla8_and86_y0 = f_u_cla8_and86_f_u_cla8_and85_y0 & f_u_cla8_and86_f_u_cla8_and84_y0;
|
|
assign f_u_cla8_and87_f_u_cla8_pg_logic4_y0 = f_u_cla8_pg_logic4_y0;
|
|
assign f_u_cla8_and87_f_u_cla8_pg_logic3_y1 = f_u_cla8_pg_logic3_y1;
|
|
assign f_u_cla8_and87_y0 = f_u_cla8_and87_f_u_cla8_pg_logic4_y0 & f_u_cla8_and87_f_u_cla8_pg_logic3_y1;
|
|
assign f_u_cla8_and88_f_u_cla8_pg_logic5_y0 = f_u_cla8_pg_logic5_y0;
|
|
assign f_u_cla8_and88_f_u_cla8_pg_logic3_y1 = f_u_cla8_pg_logic3_y1;
|
|
assign f_u_cla8_and88_y0 = f_u_cla8_and88_f_u_cla8_pg_logic5_y0 & f_u_cla8_and88_f_u_cla8_pg_logic3_y1;
|
|
assign f_u_cla8_and89_f_u_cla8_and88_y0 = f_u_cla8_and88_y0;
|
|
assign f_u_cla8_and89_f_u_cla8_and87_y0 = f_u_cla8_and87_y0;
|
|
assign f_u_cla8_and89_y0 = f_u_cla8_and89_f_u_cla8_and88_y0 & f_u_cla8_and89_f_u_cla8_and87_y0;
|
|
assign f_u_cla8_and90_f_u_cla8_pg_logic5_y0 = f_u_cla8_pg_logic5_y0;
|
|
assign f_u_cla8_and90_f_u_cla8_pg_logic4_y1 = f_u_cla8_pg_logic4_y1;
|
|
assign f_u_cla8_and90_y0 = f_u_cla8_and90_f_u_cla8_pg_logic5_y0 & f_u_cla8_and90_f_u_cla8_pg_logic4_y1;
|
|
assign f_u_cla8_or15_f_u_cla8_and90_y0 = f_u_cla8_and90_y0;
|
|
assign f_u_cla8_or15_f_u_cla8_and65_y0 = f_u_cla8_and65_y0;
|
|
assign f_u_cla8_or15_y0 = f_u_cla8_or15_f_u_cla8_and90_y0 | f_u_cla8_or15_f_u_cla8_and65_y0;
|
|
assign f_u_cla8_or16_f_u_cla8_or15_y0 = f_u_cla8_or15_y0;
|
|
assign f_u_cla8_or16_f_u_cla8_and74_y0 = f_u_cla8_and74_y0;
|
|
assign f_u_cla8_or16_y0 = f_u_cla8_or16_f_u_cla8_or15_y0 | f_u_cla8_or16_f_u_cla8_and74_y0;
|
|
assign f_u_cla8_or17_f_u_cla8_or16_y0 = f_u_cla8_or16_y0;
|
|
assign f_u_cla8_or17_f_u_cla8_and81_y0 = f_u_cla8_and81_y0;
|
|
assign f_u_cla8_or17_y0 = f_u_cla8_or17_f_u_cla8_or16_y0 | f_u_cla8_or17_f_u_cla8_and81_y0;
|
|
assign f_u_cla8_or18_f_u_cla8_or17_y0 = f_u_cla8_or17_y0;
|
|
assign f_u_cla8_or18_f_u_cla8_and86_y0 = f_u_cla8_and86_y0;
|
|
assign f_u_cla8_or18_y0 = f_u_cla8_or18_f_u_cla8_or17_y0 | f_u_cla8_or18_f_u_cla8_and86_y0;
|
|
assign f_u_cla8_or19_f_u_cla8_or18_y0 = f_u_cla8_or18_y0;
|
|
assign f_u_cla8_or19_f_u_cla8_and89_y0 = f_u_cla8_and89_y0;
|
|
assign f_u_cla8_or19_y0 = f_u_cla8_or19_f_u_cla8_or18_y0 | f_u_cla8_or19_f_u_cla8_and89_y0;
|
|
assign f_u_cla8_or20_f_u_cla8_pg_logic5_y1 = f_u_cla8_pg_logic5_y1;
|
|
assign f_u_cla8_or20_f_u_cla8_or19_y0 = f_u_cla8_or19_y0;
|
|
assign f_u_cla8_or20_y0 = f_u_cla8_or20_f_u_cla8_pg_logic5_y1 | f_u_cla8_or20_f_u_cla8_or19_y0;
|
|
assign f_u_cla8_pg_logic6_a_6 = a_6;
|
|
assign f_u_cla8_pg_logic6_b_6 = b_6;
|
|
assign f_u_cla8_pg_logic6_y0 = f_u_cla8_pg_logic6_a_6 | f_u_cla8_pg_logic6_b_6;
|
|
assign f_u_cla8_pg_logic6_y1 = f_u_cla8_pg_logic6_a_6 & f_u_cla8_pg_logic6_b_6;
|
|
assign f_u_cla8_pg_logic6_y2 = f_u_cla8_pg_logic6_a_6 ^ f_u_cla8_pg_logic6_b_6;
|
|
assign f_u_cla8_xor6_f_u_cla8_pg_logic6_y2 = f_u_cla8_pg_logic6_y2;
|
|
assign f_u_cla8_xor6_f_u_cla8_or20_y0 = f_u_cla8_or20_y0;
|
|
assign f_u_cla8_xor6_y0 = f_u_cla8_xor6_f_u_cla8_pg_logic6_y2 ^ f_u_cla8_xor6_f_u_cla8_or20_y0;
|
|
assign f_u_cla8_and91_f_u_cla8_pg_logic0_y0 = f_u_cla8_pg_logic0_y0;
|
|
assign f_u_cla8_and91_constant_wire_0 = constant_wire_0;
|
|
assign f_u_cla8_and91_y0 = f_u_cla8_and91_f_u_cla8_pg_logic0_y0 & f_u_cla8_and91_constant_wire_0;
|
|
assign f_u_cla8_and92_f_u_cla8_pg_logic1_y0 = f_u_cla8_pg_logic1_y0;
|
|
assign f_u_cla8_and92_constant_wire_0 = constant_wire_0;
|
|
assign f_u_cla8_and92_y0 = f_u_cla8_and92_f_u_cla8_pg_logic1_y0 & f_u_cla8_and92_constant_wire_0;
|
|
assign f_u_cla8_and93_f_u_cla8_and92_y0 = f_u_cla8_and92_y0;
|
|
assign f_u_cla8_and93_f_u_cla8_and91_y0 = f_u_cla8_and91_y0;
|
|
assign f_u_cla8_and93_y0 = f_u_cla8_and93_f_u_cla8_and92_y0 & f_u_cla8_and93_f_u_cla8_and91_y0;
|
|
assign f_u_cla8_and94_f_u_cla8_pg_logic2_y0 = f_u_cla8_pg_logic2_y0;
|
|
assign f_u_cla8_and94_constant_wire_0 = constant_wire_0;
|
|
assign f_u_cla8_and94_y0 = f_u_cla8_and94_f_u_cla8_pg_logic2_y0 & f_u_cla8_and94_constant_wire_0;
|
|
assign f_u_cla8_and95_f_u_cla8_and94_y0 = f_u_cla8_and94_y0;
|
|
assign f_u_cla8_and95_f_u_cla8_and93_y0 = f_u_cla8_and93_y0;
|
|
assign f_u_cla8_and95_y0 = f_u_cla8_and95_f_u_cla8_and94_y0 & f_u_cla8_and95_f_u_cla8_and93_y0;
|
|
assign f_u_cla8_and96_f_u_cla8_pg_logic3_y0 = f_u_cla8_pg_logic3_y0;
|
|
assign f_u_cla8_and96_constant_wire_0 = constant_wire_0;
|
|
assign f_u_cla8_and96_y0 = f_u_cla8_and96_f_u_cla8_pg_logic3_y0 & f_u_cla8_and96_constant_wire_0;
|
|
assign f_u_cla8_and97_f_u_cla8_and96_y0 = f_u_cla8_and96_y0;
|
|
assign f_u_cla8_and97_f_u_cla8_and95_y0 = f_u_cla8_and95_y0;
|
|
assign f_u_cla8_and97_y0 = f_u_cla8_and97_f_u_cla8_and96_y0 & f_u_cla8_and97_f_u_cla8_and95_y0;
|
|
assign f_u_cla8_and98_f_u_cla8_pg_logic4_y0 = f_u_cla8_pg_logic4_y0;
|
|
assign f_u_cla8_and98_constant_wire_0 = constant_wire_0;
|
|
assign f_u_cla8_and98_y0 = f_u_cla8_and98_f_u_cla8_pg_logic4_y0 & f_u_cla8_and98_constant_wire_0;
|
|
assign f_u_cla8_and99_f_u_cla8_and98_y0 = f_u_cla8_and98_y0;
|
|
assign f_u_cla8_and99_f_u_cla8_and97_y0 = f_u_cla8_and97_y0;
|
|
assign f_u_cla8_and99_y0 = f_u_cla8_and99_f_u_cla8_and98_y0 & f_u_cla8_and99_f_u_cla8_and97_y0;
|
|
assign f_u_cla8_and100_f_u_cla8_pg_logic5_y0 = f_u_cla8_pg_logic5_y0;
|
|
assign f_u_cla8_and100_constant_wire_0 = constant_wire_0;
|
|
assign f_u_cla8_and100_y0 = f_u_cla8_and100_f_u_cla8_pg_logic5_y0 & f_u_cla8_and100_constant_wire_0;
|
|
assign f_u_cla8_and101_f_u_cla8_and100_y0 = f_u_cla8_and100_y0;
|
|
assign f_u_cla8_and101_f_u_cla8_and99_y0 = f_u_cla8_and99_y0;
|
|
assign f_u_cla8_and101_y0 = f_u_cla8_and101_f_u_cla8_and100_y0 & f_u_cla8_and101_f_u_cla8_and99_y0;
|
|
assign f_u_cla8_and102_f_u_cla8_pg_logic6_y0 = f_u_cla8_pg_logic6_y0;
|
|
assign f_u_cla8_and102_constant_wire_0 = constant_wire_0;
|
|
assign f_u_cla8_and102_y0 = f_u_cla8_and102_f_u_cla8_pg_logic6_y0 & f_u_cla8_and102_constant_wire_0;
|
|
assign f_u_cla8_and103_f_u_cla8_and102_y0 = f_u_cla8_and102_y0;
|
|
assign f_u_cla8_and103_f_u_cla8_and101_y0 = f_u_cla8_and101_y0;
|
|
assign f_u_cla8_and103_y0 = f_u_cla8_and103_f_u_cla8_and102_y0 & f_u_cla8_and103_f_u_cla8_and101_y0;
|
|
assign f_u_cla8_and104_f_u_cla8_pg_logic1_y0 = f_u_cla8_pg_logic1_y0;
|
|
assign f_u_cla8_and104_f_u_cla8_pg_logic0_y1 = f_u_cla8_pg_logic0_y1;
|
|
assign f_u_cla8_and104_y0 = f_u_cla8_and104_f_u_cla8_pg_logic1_y0 & f_u_cla8_and104_f_u_cla8_pg_logic0_y1;
|
|
assign f_u_cla8_and105_f_u_cla8_pg_logic2_y0 = f_u_cla8_pg_logic2_y0;
|
|
assign f_u_cla8_and105_f_u_cla8_pg_logic0_y1 = f_u_cla8_pg_logic0_y1;
|
|
assign f_u_cla8_and105_y0 = f_u_cla8_and105_f_u_cla8_pg_logic2_y0 & f_u_cla8_and105_f_u_cla8_pg_logic0_y1;
|
|
assign f_u_cla8_and106_f_u_cla8_and105_y0 = f_u_cla8_and105_y0;
|
|
assign f_u_cla8_and106_f_u_cla8_and104_y0 = f_u_cla8_and104_y0;
|
|
assign f_u_cla8_and106_y0 = f_u_cla8_and106_f_u_cla8_and105_y0 & f_u_cla8_and106_f_u_cla8_and104_y0;
|
|
assign f_u_cla8_and107_f_u_cla8_pg_logic3_y0 = f_u_cla8_pg_logic3_y0;
|
|
assign f_u_cla8_and107_f_u_cla8_pg_logic0_y1 = f_u_cla8_pg_logic0_y1;
|
|
assign f_u_cla8_and107_y0 = f_u_cla8_and107_f_u_cla8_pg_logic3_y0 & f_u_cla8_and107_f_u_cla8_pg_logic0_y1;
|
|
assign f_u_cla8_and108_f_u_cla8_and107_y0 = f_u_cla8_and107_y0;
|
|
assign f_u_cla8_and108_f_u_cla8_and106_y0 = f_u_cla8_and106_y0;
|
|
assign f_u_cla8_and108_y0 = f_u_cla8_and108_f_u_cla8_and107_y0 & f_u_cla8_and108_f_u_cla8_and106_y0;
|
|
assign f_u_cla8_and109_f_u_cla8_pg_logic4_y0 = f_u_cla8_pg_logic4_y0;
|
|
assign f_u_cla8_and109_f_u_cla8_pg_logic0_y1 = f_u_cla8_pg_logic0_y1;
|
|
assign f_u_cla8_and109_y0 = f_u_cla8_and109_f_u_cla8_pg_logic4_y0 & f_u_cla8_and109_f_u_cla8_pg_logic0_y1;
|
|
assign f_u_cla8_and110_f_u_cla8_and109_y0 = f_u_cla8_and109_y0;
|
|
assign f_u_cla8_and110_f_u_cla8_and108_y0 = f_u_cla8_and108_y0;
|
|
assign f_u_cla8_and110_y0 = f_u_cla8_and110_f_u_cla8_and109_y0 & f_u_cla8_and110_f_u_cla8_and108_y0;
|
|
assign f_u_cla8_and111_f_u_cla8_pg_logic5_y0 = f_u_cla8_pg_logic5_y0;
|
|
assign f_u_cla8_and111_f_u_cla8_pg_logic0_y1 = f_u_cla8_pg_logic0_y1;
|
|
assign f_u_cla8_and111_y0 = f_u_cla8_and111_f_u_cla8_pg_logic5_y0 & f_u_cla8_and111_f_u_cla8_pg_logic0_y1;
|
|
assign f_u_cla8_and112_f_u_cla8_and111_y0 = f_u_cla8_and111_y0;
|
|
assign f_u_cla8_and112_f_u_cla8_and110_y0 = f_u_cla8_and110_y0;
|
|
assign f_u_cla8_and112_y0 = f_u_cla8_and112_f_u_cla8_and111_y0 & f_u_cla8_and112_f_u_cla8_and110_y0;
|
|
assign f_u_cla8_and113_f_u_cla8_pg_logic6_y0 = f_u_cla8_pg_logic6_y0;
|
|
assign f_u_cla8_and113_f_u_cla8_pg_logic0_y1 = f_u_cla8_pg_logic0_y1;
|
|
assign f_u_cla8_and113_y0 = f_u_cla8_and113_f_u_cla8_pg_logic6_y0 & f_u_cla8_and113_f_u_cla8_pg_logic0_y1;
|
|
assign f_u_cla8_and114_f_u_cla8_and113_y0 = f_u_cla8_and113_y0;
|
|
assign f_u_cla8_and114_f_u_cla8_and112_y0 = f_u_cla8_and112_y0;
|
|
assign f_u_cla8_and114_y0 = f_u_cla8_and114_f_u_cla8_and113_y0 & f_u_cla8_and114_f_u_cla8_and112_y0;
|
|
assign f_u_cla8_and115_f_u_cla8_pg_logic2_y0 = f_u_cla8_pg_logic2_y0;
|
|
assign f_u_cla8_and115_f_u_cla8_pg_logic1_y1 = f_u_cla8_pg_logic1_y1;
|
|
assign f_u_cla8_and115_y0 = f_u_cla8_and115_f_u_cla8_pg_logic2_y0 & f_u_cla8_and115_f_u_cla8_pg_logic1_y1;
|
|
assign f_u_cla8_and116_f_u_cla8_pg_logic3_y0 = f_u_cla8_pg_logic3_y0;
|
|
assign f_u_cla8_and116_f_u_cla8_pg_logic1_y1 = f_u_cla8_pg_logic1_y1;
|
|
assign f_u_cla8_and116_y0 = f_u_cla8_and116_f_u_cla8_pg_logic3_y0 & f_u_cla8_and116_f_u_cla8_pg_logic1_y1;
|
|
assign f_u_cla8_and117_f_u_cla8_and116_y0 = f_u_cla8_and116_y0;
|
|
assign f_u_cla8_and117_f_u_cla8_and115_y0 = f_u_cla8_and115_y0;
|
|
assign f_u_cla8_and117_y0 = f_u_cla8_and117_f_u_cla8_and116_y0 & f_u_cla8_and117_f_u_cla8_and115_y0;
|
|
assign f_u_cla8_and118_f_u_cla8_pg_logic4_y0 = f_u_cla8_pg_logic4_y0;
|
|
assign f_u_cla8_and118_f_u_cla8_pg_logic1_y1 = f_u_cla8_pg_logic1_y1;
|
|
assign f_u_cla8_and118_y0 = f_u_cla8_and118_f_u_cla8_pg_logic4_y0 & f_u_cla8_and118_f_u_cla8_pg_logic1_y1;
|
|
assign f_u_cla8_and119_f_u_cla8_and118_y0 = f_u_cla8_and118_y0;
|
|
assign f_u_cla8_and119_f_u_cla8_and117_y0 = f_u_cla8_and117_y0;
|
|
assign f_u_cla8_and119_y0 = f_u_cla8_and119_f_u_cla8_and118_y0 & f_u_cla8_and119_f_u_cla8_and117_y0;
|
|
assign f_u_cla8_and120_f_u_cla8_pg_logic5_y0 = f_u_cla8_pg_logic5_y0;
|
|
assign f_u_cla8_and120_f_u_cla8_pg_logic1_y1 = f_u_cla8_pg_logic1_y1;
|
|
assign f_u_cla8_and120_y0 = f_u_cla8_and120_f_u_cla8_pg_logic5_y0 & f_u_cla8_and120_f_u_cla8_pg_logic1_y1;
|
|
assign f_u_cla8_and121_f_u_cla8_and120_y0 = f_u_cla8_and120_y0;
|
|
assign f_u_cla8_and121_f_u_cla8_and119_y0 = f_u_cla8_and119_y0;
|
|
assign f_u_cla8_and121_y0 = f_u_cla8_and121_f_u_cla8_and120_y0 & f_u_cla8_and121_f_u_cla8_and119_y0;
|
|
assign f_u_cla8_and122_f_u_cla8_pg_logic6_y0 = f_u_cla8_pg_logic6_y0;
|
|
assign f_u_cla8_and122_f_u_cla8_pg_logic1_y1 = f_u_cla8_pg_logic1_y1;
|
|
assign f_u_cla8_and122_y0 = f_u_cla8_and122_f_u_cla8_pg_logic6_y0 & f_u_cla8_and122_f_u_cla8_pg_logic1_y1;
|
|
assign f_u_cla8_and123_f_u_cla8_and122_y0 = f_u_cla8_and122_y0;
|
|
assign f_u_cla8_and123_f_u_cla8_and121_y0 = f_u_cla8_and121_y0;
|
|
assign f_u_cla8_and123_y0 = f_u_cla8_and123_f_u_cla8_and122_y0 & f_u_cla8_and123_f_u_cla8_and121_y0;
|
|
assign f_u_cla8_and124_f_u_cla8_pg_logic3_y0 = f_u_cla8_pg_logic3_y0;
|
|
assign f_u_cla8_and124_f_u_cla8_pg_logic2_y1 = f_u_cla8_pg_logic2_y1;
|
|
assign f_u_cla8_and124_y0 = f_u_cla8_and124_f_u_cla8_pg_logic3_y0 & f_u_cla8_and124_f_u_cla8_pg_logic2_y1;
|
|
assign f_u_cla8_and125_f_u_cla8_pg_logic4_y0 = f_u_cla8_pg_logic4_y0;
|
|
assign f_u_cla8_and125_f_u_cla8_pg_logic2_y1 = f_u_cla8_pg_logic2_y1;
|
|
assign f_u_cla8_and125_y0 = f_u_cla8_and125_f_u_cla8_pg_logic4_y0 & f_u_cla8_and125_f_u_cla8_pg_logic2_y1;
|
|
assign f_u_cla8_and126_f_u_cla8_and125_y0 = f_u_cla8_and125_y0;
|
|
assign f_u_cla8_and126_f_u_cla8_and124_y0 = f_u_cla8_and124_y0;
|
|
assign f_u_cla8_and126_y0 = f_u_cla8_and126_f_u_cla8_and125_y0 & f_u_cla8_and126_f_u_cla8_and124_y0;
|
|
assign f_u_cla8_and127_f_u_cla8_pg_logic5_y0 = f_u_cla8_pg_logic5_y0;
|
|
assign f_u_cla8_and127_f_u_cla8_pg_logic2_y1 = f_u_cla8_pg_logic2_y1;
|
|
assign f_u_cla8_and127_y0 = f_u_cla8_and127_f_u_cla8_pg_logic5_y0 & f_u_cla8_and127_f_u_cla8_pg_logic2_y1;
|
|
assign f_u_cla8_and128_f_u_cla8_and127_y0 = f_u_cla8_and127_y0;
|
|
assign f_u_cla8_and128_f_u_cla8_and126_y0 = f_u_cla8_and126_y0;
|
|
assign f_u_cla8_and128_y0 = f_u_cla8_and128_f_u_cla8_and127_y0 & f_u_cla8_and128_f_u_cla8_and126_y0;
|
|
assign f_u_cla8_and129_f_u_cla8_pg_logic6_y0 = f_u_cla8_pg_logic6_y0;
|
|
assign f_u_cla8_and129_f_u_cla8_pg_logic2_y1 = f_u_cla8_pg_logic2_y1;
|
|
assign f_u_cla8_and129_y0 = f_u_cla8_and129_f_u_cla8_pg_logic6_y0 & f_u_cla8_and129_f_u_cla8_pg_logic2_y1;
|
|
assign f_u_cla8_and130_f_u_cla8_and129_y0 = f_u_cla8_and129_y0;
|
|
assign f_u_cla8_and130_f_u_cla8_and128_y0 = f_u_cla8_and128_y0;
|
|
assign f_u_cla8_and130_y0 = f_u_cla8_and130_f_u_cla8_and129_y0 & f_u_cla8_and130_f_u_cla8_and128_y0;
|
|
assign f_u_cla8_and131_f_u_cla8_pg_logic4_y0 = f_u_cla8_pg_logic4_y0;
|
|
assign f_u_cla8_and131_f_u_cla8_pg_logic3_y1 = f_u_cla8_pg_logic3_y1;
|
|
assign f_u_cla8_and131_y0 = f_u_cla8_and131_f_u_cla8_pg_logic4_y0 & f_u_cla8_and131_f_u_cla8_pg_logic3_y1;
|
|
assign f_u_cla8_and132_f_u_cla8_pg_logic5_y0 = f_u_cla8_pg_logic5_y0;
|
|
assign f_u_cla8_and132_f_u_cla8_pg_logic3_y1 = f_u_cla8_pg_logic3_y1;
|
|
assign f_u_cla8_and132_y0 = f_u_cla8_and132_f_u_cla8_pg_logic5_y0 & f_u_cla8_and132_f_u_cla8_pg_logic3_y1;
|
|
assign f_u_cla8_and133_f_u_cla8_and132_y0 = f_u_cla8_and132_y0;
|
|
assign f_u_cla8_and133_f_u_cla8_and131_y0 = f_u_cla8_and131_y0;
|
|
assign f_u_cla8_and133_y0 = f_u_cla8_and133_f_u_cla8_and132_y0 & f_u_cla8_and133_f_u_cla8_and131_y0;
|
|
assign f_u_cla8_and134_f_u_cla8_pg_logic6_y0 = f_u_cla8_pg_logic6_y0;
|
|
assign f_u_cla8_and134_f_u_cla8_pg_logic3_y1 = f_u_cla8_pg_logic3_y1;
|
|
assign f_u_cla8_and134_y0 = f_u_cla8_and134_f_u_cla8_pg_logic6_y0 & f_u_cla8_and134_f_u_cla8_pg_logic3_y1;
|
|
assign f_u_cla8_and135_f_u_cla8_and134_y0 = f_u_cla8_and134_y0;
|
|
assign f_u_cla8_and135_f_u_cla8_and133_y0 = f_u_cla8_and133_y0;
|
|
assign f_u_cla8_and135_y0 = f_u_cla8_and135_f_u_cla8_and134_y0 & f_u_cla8_and135_f_u_cla8_and133_y0;
|
|
assign f_u_cla8_and136_f_u_cla8_pg_logic5_y0 = f_u_cla8_pg_logic5_y0;
|
|
assign f_u_cla8_and136_f_u_cla8_pg_logic4_y1 = f_u_cla8_pg_logic4_y1;
|
|
assign f_u_cla8_and136_y0 = f_u_cla8_and136_f_u_cla8_pg_logic5_y0 & f_u_cla8_and136_f_u_cla8_pg_logic4_y1;
|
|
assign f_u_cla8_and137_f_u_cla8_pg_logic6_y0 = f_u_cla8_pg_logic6_y0;
|
|
assign f_u_cla8_and137_f_u_cla8_pg_logic4_y1 = f_u_cla8_pg_logic4_y1;
|
|
assign f_u_cla8_and137_y0 = f_u_cla8_and137_f_u_cla8_pg_logic6_y0 & f_u_cla8_and137_f_u_cla8_pg_logic4_y1;
|
|
assign f_u_cla8_and138_f_u_cla8_and137_y0 = f_u_cla8_and137_y0;
|
|
assign f_u_cla8_and138_f_u_cla8_and136_y0 = f_u_cla8_and136_y0;
|
|
assign f_u_cla8_and138_y0 = f_u_cla8_and138_f_u_cla8_and137_y0 & f_u_cla8_and138_f_u_cla8_and136_y0;
|
|
assign f_u_cla8_and139_f_u_cla8_pg_logic6_y0 = f_u_cla8_pg_logic6_y0;
|
|
assign f_u_cla8_and139_f_u_cla8_pg_logic5_y1 = f_u_cla8_pg_logic5_y1;
|
|
assign f_u_cla8_and139_y0 = f_u_cla8_and139_f_u_cla8_pg_logic6_y0 & f_u_cla8_and139_f_u_cla8_pg_logic5_y1;
|
|
assign f_u_cla8_or21_f_u_cla8_and139_y0 = f_u_cla8_and139_y0;
|
|
assign f_u_cla8_or21_f_u_cla8_and103_y0 = f_u_cla8_and103_y0;
|
|
assign f_u_cla8_or21_y0 = f_u_cla8_or21_f_u_cla8_and139_y0 | f_u_cla8_or21_f_u_cla8_and103_y0;
|
|
assign f_u_cla8_or22_f_u_cla8_or21_y0 = f_u_cla8_or21_y0;
|
|
assign f_u_cla8_or22_f_u_cla8_and114_y0 = f_u_cla8_and114_y0;
|
|
assign f_u_cla8_or22_y0 = f_u_cla8_or22_f_u_cla8_or21_y0 | f_u_cla8_or22_f_u_cla8_and114_y0;
|
|
assign f_u_cla8_or23_f_u_cla8_or22_y0 = f_u_cla8_or22_y0;
|
|
assign f_u_cla8_or23_f_u_cla8_and123_y0 = f_u_cla8_and123_y0;
|
|
assign f_u_cla8_or23_y0 = f_u_cla8_or23_f_u_cla8_or22_y0 | f_u_cla8_or23_f_u_cla8_and123_y0;
|
|
assign f_u_cla8_or24_f_u_cla8_or23_y0 = f_u_cla8_or23_y0;
|
|
assign f_u_cla8_or24_f_u_cla8_and130_y0 = f_u_cla8_and130_y0;
|
|
assign f_u_cla8_or24_y0 = f_u_cla8_or24_f_u_cla8_or23_y0 | f_u_cla8_or24_f_u_cla8_and130_y0;
|
|
assign f_u_cla8_or25_f_u_cla8_or24_y0 = f_u_cla8_or24_y0;
|
|
assign f_u_cla8_or25_f_u_cla8_and135_y0 = f_u_cla8_and135_y0;
|
|
assign f_u_cla8_or25_y0 = f_u_cla8_or25_f_u_cla8_or24_y0 | f_u_cla8_or25_f_u_cla8_and135_y0;
|
|
assign f_u_cla8_or26_f_u_cla8_or25_y0 = f_u_cla8_or25_y0;
|
|
assign f_u_cla8_or26_f_u_cla8_and138_y0 = f_u_cla8_and138_y0;
|
|
assign f_u_cla8_or26_y0 = f_u_cla8_or26_f_u_cla8_or25_y0 | f_u_cla8_or26_f_u_cla8_and138_y0;
|
|
assign f_u_cla8_or27_f_u_cla8_pg_logic6_y1 = f_u_cla8_pg_logic6_y1;
|
|
assign f_u_cla8_or27_f_u_cla8_or26_y0 = f_u_cla8_or26_y0;
|
|
assign f_u_cla8_or27_y0 = f_u_cla8_or27_f_u_cla8_pg_logic6_y1 | f_u_cla8_or27_f_u_cla8_or26_y0;
|
|
assign f_u_cla8_pg_logic7_a_7 = a_7;
|
|
assign f_u_cla8_pg_logic7_b_7 = b_7;
|
|
assign f_u_cla8_pg_logic7_y0 = f_u_cla8_pg_logic7_a_7 | f_u_cla8_pg_logic7_b_7;
|
|
assign f_u_cla8_pg_logic7_y1 = f_u_cla8_pg_logic7_a_7 & f_u_cla8_pg_logic7_b_7;
|
|
assign f_u_cla8_pg_logic7_y2 = f_u_cla8_pg_logic7_a_7 ^ f_u_cla8_pg_logic7_b_7;
|
|
assign f_u_cla8_xor7_f_u_cla8_pg_logic7_y2 = f_u_cla8_pg_logic7_y2;
|
|
assign f_u_cla8_xor7_f_u_cla8_or27_y0 = f_u_cla8_or27_y0;
|
|
assign f_u_cla8_xor7_y0 = f_u_cla8_xor7_f_u_cla8_pg_logic7_y2 ^ f_u_cla8_xor7_f_u_cla8_or27_y0;
|
|
assign f_u_cla8_and140_f_u_cla8_pg_logic0_y0 = f_u_cla8_pg_logic0_y0;
|
|
assign f_u_cla8_and140_constant_wire_0 = constant_wire_0;
|
|
assign f_u_cla8_and140_y0 = f_u_cla8_and140_f_u_cla8_pg_logic0_y0 & f_u_cla8_and140_constant_wire_0;
|
|
assign f_u_cla8_and141_f_u_cla8_pg_logic1_y0 = f_u_cla8_pg_logic1_y0;
|
|
assign f_u_cla8_and141_constant_wire_0 = constant_wire_0;
|
|
assign f_u_cla8_and141_y0 = f_u_cla8_and141_f_u_cla8_pg_logic1_y0 & f_u_cla8_and141_constant_wire_0;
|
|
assign f_u_cla8_and142_f_u_cla8_and141_y0 = f_u_cla8_and141_y0;
|
|
assign f_u_cla8_and142_f_u_cla8_and140_y0 = f_u_cla8_and140_y0;
|
|
assign f_u_cla8_and142_y0 = f_u_cla8_and142_f_u_cla8_and141_y0 & f_u_cla8_and142_f_u_cla8_and140_y0;
|
|
assign f_u_cla8_and143_f_u_cla8_pg_logic2_y0 = f_u_cla8_pg_logic2_y0;
|
|
assign f_u_cla8_and143_constant_wire_0 = constant_wire_0;
|
|
assign f_u_cla8_and143_y0 = f_u_cla8_and143_f_u_cla8_pg_logic2_y0 & f_u_cla8_and143_constant_wire_0;
|
|
assign f_u_cla8_and144_f_u_cla8_and143_y0 = f_u_cla8_and143_y0;
|
|
assign f_u_cla8_and144_f_u_cla8_and142_y0 = f_u_cla8_and142_y0;
|
|
assign f_u_cla8_and144_y0 = f_u_cla8_and144_f_u_cla8_and143_y0 & f_u_cla8_and144_f_u_cla8_and142_y0;
|
|
assign f_u_cla8_and145_f_u_cla8_pg_logic3_y0 = f_u_cla8_pg_logic3_y0;
|
|
assign f_u_cla8_and145_constant_wire_0 = constant_wire_0;
|
|
assign f_u_cla8_and145_y0 = f_u_cla8_and145_f_u_cla8_pg_logic3_y0 & f_u_cla8_and145_constant_wire_0;
|
|
assign f_u_cla8_and146_f_u_cla8_and145_y0 = f_u_cla8_and145_y0;
|
|
assign f_u_cla8_and146_f_u_cla8_and144_y0 = f_u_cla8_and144_y0;
|
|
assign f_u_cla8_and146_y0 = f_u_cla8_and146_f_u_cla8_and145_y0 & f_u_cla8_and146_f_u_cla8_and144_y0;
|
|
assign f_u_cla8_and147_f_u_cla8_pg_logic4_y0 = f_u_cla8_pg_logic4_y0;
|
|
assign f_u_cla8_and147_constant_wire_0 = constant_wire_0;
|
|
assign f_u_cla8_and147_y0 = f_u_cla8_and147_f_u_cla8_pg_logic4_y0 & f_u_cla8_and147_constant_wire_0;
|
|
assign f_u_cla8_and148_f_u_cla8_and147_y0 = f_u_cla8_and147_y0;
|
|
assign f_u_cla8_and148_f_u_cla8_and146_y0 = f_u_cla8_and146_y0;
|
|
assign f_u_cla8_and148_y0 = f_u_cla8_and148_f_u_cla8_and147_y0 & f_u_cla8_and148_f_u_cla8_and146_y0;
|
|
assign f_u_cla8_and149_f_u_cla8_pg_logic5_y0 = f_u_cla8_pg_logic5_y0;
|
|
assign f_u_cla8_and149_constant_wire_0 = constant_wire_0;
|
|
assign f_u_cla8_and149_y0 = f_u_cla8_and149_f_u_cla8_pg_logic5_y0 & f_u_cla8_and149_constant_wire_0;
|
|
assign f_u_cla8_and150_f_u_cla8_and149_y0 = f_u_cla8_and149_y0;
|
|
assign f_u_cla8_and150_f_u_cla8_and148_y0 = f_u_cla8_and148_y0;
|
|
assign f_u_cla8_and150_y0 = f_u_cla8_and150_f_u_cla8_and149_y0 & f_u_cla8_and150_f_u_cla8_and148_y0;
|
|
assign f_u_cla8_and151_f_u_cla8_pg_logic6_y0 = f_u_cla8_pg_logic6_y0;
|
|
assign f_u_cla8_and151_constant_wire_0 = constant_wire_0;
|
|
assign f_u_cla8_and151_y0 = f_u_cla8_and151_f_u_cla8_pg_logic6_y0 & f_u_cla8_and151_constant_wire_0;
|
|
assign f_u_cla8_and152_f_u_cla8_and151_y0 = f_u_cla8_and151_y0;
|
|
assign f_u_cla8_and152_f_u_cla8_and150_y0 = f_u_cla8_and150_y0;
|
|
assign f_u_cla8_and152_y0 = f_u_cla8_and152_f_u_cla8_and151_y0 & f_u_cla8_and152_f_u_cla8_and150_y0;
|
|
assign f_u_cla8_and153_f_u_cla8_pg_logic7_y0 = f_u_cla8_pg_logic7_y0;
|
|
assign f_u_cla8_and153_constant_wire_0 = constant_wire_0;
|
|
assign f_u_cla8_and153_y0 = f_u_cla8_and153_f_u_cla8_pg_logic7_y0 & f_u_cla8_and153_constant_wire_0;
|
|
assign f_u_cla8_and154_f_u_cla8_and153_y0 = f_u_cla8_and153_y0;
|
|
assign f_u_cla8_and154_f_u_cla8_and152_y0 = f_u_cla8_and152_y0;
|
|
assign f_u_cla8_and154_y0 = f_u_cla8_and154_f_u_cla8_and153_y0 & f_u_cla8_and154_f_u_cla8_and152_y0;
|
|
assign f_u_cla8_and155_f_u_cla8_pg_logic1_y0 = f_u_cla8_pg_logic1_y0;
|
|
assign f_u_cla8_and155_f_u_cla8_pg_logic0_y1 = f_u_cla8_pg_logic0_y1;
|
|
assign f_u_cla8_and155_y0 = f_u_cla8_and155_f_u_cla8_pg_logic1_y0 & f_u_cla8_and155_f_u_cla8_pg_logic0_y1;
|
|
assign f_u_cla8_and156_f_u_cla8_pg_logic2_y0 = f_u_cla8_pg_logic2_y0;
|
|
assign f_u_cla8_and156_f_u_cla8_pg_logic0_y1 = f_u_cla8_pg_logic0_y1;
|
|
assign f_u_cla8_and156_y0 = f_u_cla8_and156_f_u_cla8_pg_logic2_y0 & f_u_cla8_and156_f_u_cla8_pg_logic0_y1;
|
|
assign f_u_cla8_and157_f_u_cla8_and156_y0 = f_u_cla8_and156_y0;
|
|
assign f_u_cla8_and157_f_u_cla8_and155_y0 = f_u_cla8_and155_y0;
|
|
assign f_u_cla8_and157_y0 = f_u_cla8_and157_f_u_cla8_and156_y0 & f_u_cla8_and157_f_u_cla8_and155_y0;
|
|
assign f_u_cla8_and158_f_u_cla8_pg_logic3_y0 = f_u_cla8_pg_logic3_y0;
|
|
assign f_u_cla8_and158_f_u_cla8_pg_logic0_y1 = f_u_cla8_pg_logic0_y1;
|
|
assign f_u_cla8_and158_y0 = f_u_cla8_and158_f_u_cla8_pg_logic3_y0 & f_u_cla8_and158_f_u_cla8_pg_logic0_y1;
|
|
assign f_u_cla8_and159_f_u_cla8_and158_y0 = f_u_cla8_and158_y0;
|
|
assign f_u_cla8_and159_f_u_cla8_and157_y0 = f_u_cla8_and157_y0;
|
|
assign f_u_cla8_and159_y0 = f_u_cla8_and159_f_u_cla8_and158_y0 & f_u_cla8_and159_f_u_cla8_and157_y0;
|
|
assign f_u_cla8_and160_f_u_cla8_pg_logic4_y0 = f_u_cla8_pg_logic4_y0;
|
|
assign f_u_cla8_and160_f_u_cla8_pg_logic0_y1 = f_u_cla8_pg_logic0_y1;
|
|
assign f_u_cla8_and160_y0 = f_u_cla8_and160_f_u_cla8_pg_logic4_y0 & f_u_cla8_and160_f_u_cla8_pg_logic0_y1;
|
|
assign f_u_cla8_and161_f_u_cla8_and160_y0 = f_u_cla8_and160_y0;
|
|
assign f_u_cla8_and161_f_u_cla8_and159_y0 = f_u_cla8_and159_y0;
|
|
assign f_u_cla8_and161_y0 = f_u_cla8_and161_f_u_cla8_and160_y0 & f_u_cla8_and161_f_u_cla8_and159_y0;
|
|
assign f_u_cla8_and162_f_u_cla8_pg_logic5_y0 = f_u_cla8_pg_logic5_y0;
|
|
assign f_u_cla8_and162_f_u_cla8_pg_logic0_y1 = f_u_cla8_pg_logic0_y1;
|
|
assign f_u_cla8_and162_y0 = f_u_cla8_and162_f_u_cla8_pg_logic5_y0 & f_u_cla8_and162_f_u_cla8_pg_logic0_y1;
|
|
assign f_u_cla8_and163_f_u_cla8_and162_y0 = f_u_cla8_and162_y0;
|
|
assign f_u_cla8_and163_f_u_cla8_and161_y0 = f_u_cla8_and161_y0;
|
|
assign f_u_cla8_and163_y0 = f_u_cla8_and163_f_u_cla8_and162_y0 & f_u_cla8_and163_f_u_cla8_and161_y0;
|
|
assign f_u_cla8_and164_f_u_cla8_pg_logic6_y0 = f_u_cla8_pg_logic6_y0;
|
|
assign f_u_cla8_and164_f_u_cla8_pg_logic0_y1 = f_u_cla8_pg_logic0_y1;
|
|
assign f_u_cla8_and164_y0 = f_u_cla8_and164_f_u_cla8_pg_logic6_y0 & f_u_cla8_and164_f_u_cla8_pg_logic0_y1;
|
|
assign f_u_cla8_and165_f_u_cla8_and164_y0 = f_u_cla8_and164_y0;
|
|
assign f_u_cla8_and165_f_u_cla8_and163_y0 = f_u_cla8_and163_y0;
|
|
assign f_u_cla8_and165_y0 = f_u_cla8_and165_f_u_cla8_and164_y0 & f_u_cla8_and165_f_u_cla8_and163_y0;
|
|
assign f_u_cla8_and166_f_u_cla8_pg_logic7_y0 = f_u_cla8_pg_logic7_y0;
|
|
assign f_u_cla8_and166_f_u_cla8_pg_logic0_y1 = f_u_cla8_pg_logic0_y1;
|
|
assign f_u_cla8_and166_y0 = f_u_cla8_and166_f_u_cla8_pg_logic7_y0 & f_u_cla8_and166_f_u_cla8_pg_logic0_y1;
|
|
assign f_u_cla8_and167_f_u_cla8_and166_y0 = f_u_cla8_and166_y0;
|
|
assign f_u_cla8_and167_f_u_cla8_and165_y0 = f_u_cla8_and165_y0;
|
|
assign f_u_cla8_and167_y0 = f_u_cla8_and167_f_u_cla8_and166_y0 & f_u_cla8_and167_f_u_cla8_and165_y0;
|
|
assign f_u_cla8_and168_f_u_cla8_pg_logic2_y0 = f_u_cla8_pg_logic2_y0;
|
|
assign f_u_cla8_and168_f_u_cla8_pg_logic1_y1 = f_u_cla8_pg_logic1_y1;
|
|
assign f_u_cla8_and168_y0 = f_u_cla8_and168_f_u_cla8_pg_logic2_y0 & f_u_cla8_and168_f_u_cla8_pg_logic1_y1;
|
|
assign f_u_cla8_and169_f_u_cla8_pg_logic3_y0 = f_u_cla8_pg_logic3_y0;
|
|
assign f_u_cla8_and169_f_u_cla8_pg_logic1_y1 = f_u_cla8_pg_logic1_y1;
|
|
assign f_u_cla8_and169_y0 = f_u_cla8_and169_f_u_cla8_pg_logic3_y0 & f_u_cla8_and169_f_u_cla8_pg_logic1_y1;
|
|
assign f_u_cla8_and170_f_u_cla8_and169_y0 = f_u_cla8_and169_y0;
|
|
assign f_u_cla8_and170_f_u_cla8_and168_y0 = f_u_cla8_and168_y0;
|
|
assign f_u_cla8_and170_y0 = f_u_cla8_and170_f_u_cla8_and169_y0 & f_u_cla8_and170_f_u_cla8_and168_y0;
|
|
assign f_u_cla8_and171_f_u_cla8_pg_logic4_y0 = f_u_cla8_pg_logic4_y0;
|
|
assign f_u_cla8_and171_f_u_cla8_pg_logic1_y1 = f_u_cla8_pg_logic1_y1;
|
|
assign f_u_cla8_and171_y0 = f_u_cla8_and171_f_u_cla8_pg_logic4_y0 & f_u_cla8_and171_f_u_cla8_pg_logic1_y1;
|
|
assign f_u_cla8_and172_f_u_cla8_and171_y0 = f_u_cla8_and171_y0;
|
|
assign f_u_cla8_and172_f_u_cla8_and170_y0 = f_u_cla8_and170_y0;
|
|
assign f_u_cla8_and172_y0 = f_u_cla8_and172_f_u_cla8_and171_y0 & f_u_cla8_and172_f_u_cla8_and170_y0;
|
|
assign f_u_cla8_and173_f_u_cla8_pg_logic5_y0 = f_u_cla8_pg_logic5_y0;
|
|
assign f_u_cla8_and173_f_u_cla8_pg_logic1_y1 = f_u_cla8_pg_logic1_y1;
|
|
assign f_u_cla8_and173_y0 = f_u_cla8_and173_f_u_cla8_pg_logic5_y0 & f_u_cla8_and173_f_u_cla8_pg_logic1_y1;
|
|
assign f_u_cla8_and174_f_u_cla8_and173_y0 = f_u_cla8_and173_y0;
|
|
assign f_u_cla8_and174_f_u_cla8_and172_y0 = f_u_cla8_and172_y0;
|
|
assign f_u_cla8_and174_y0 = f_u_cla8_and174_f_u_cla8_and173_y0 & f_u_cla8_and174_f_u_cla8_and172_y0;
|
|
assign f_u_cla8_and175_f_u_cla8_pg_logic6_y0 = f_u_cla8_pg_logic6_y0;
|
|
assign f_u_cla8_and175_f_u_cla8_pg_logic1_y1 = f_u_cla8_pg_logic1_y1;
|
|
assign f_u_cla8_and175_y0 = f_u_cla8_and175_f_u_cla8_pg_logic6_y0 & f_u_cla8_and175_f_u_cla8_pg_logic1_y1;
|
|
assign f_u_cla8_and176_f_u_cla8_and175_y0 = f_u_cla8_and175_y0;
|
|
assign f_u_cla8_and176_f_u_cla8_and174_y0 = f_u_cla8_and174_y0;
|
|
assign f_u_cla8_and176_y0 = f_u_cla8_and176_f_u_cla8_and175_y0 & f_u_cla8_and176_f_u_cla8_and174_y0;
|
|
assign f_u_cla8_and177_f_u_cla8_pg_logic7_y0 = f_u_cla8_pg_logic7_y0;
|
|
assign f_u_cla8_and177_f_u_cla8_pg_logic1_y1 = f_u_cla8_pg_logic1_y1;
|
|
assign f_u_cla8_and177_y0 = f_u_cla8_and177_f_u_cla8_pg_logic7_y0 & f_u_cla8_and177_f_u_cla8_pg_logic1_y1;
|
|
assign f_u_cla8_and178_f_u_cla8_and177_y0 = f_u_cla8_and177_y0;
|
|
assign f_u_cla8_and178_f_u_cla8_and176_y0 = f_u_cla8_and176_y0;
|
|
assign f_u_cla8_and178_y0 = f_u_cla8_and178_f_u_cla8_and177_y0 & f_u_cla8_and178_f_u_cla8_and176_y0;
|
|
assign f_u_cla8_and179_f_u_cla8_pg_logic3_y0 = f_u_cla8_pg_logic3_y0;
|
|
assign f_u_cla8_and179_f_u_cla8_pg_logic2_y1 = f_u_cla8_pg_logic2_y1;
|
|
assign f_u_cla8_and179_y0 = f_u_cla8_and179_f_u_cla8_pg_logic3_y0 & f_u_cla8_and179_f_u_cla8_pg_logic2_y1;
|
|
assign f_u_cla8_and180_f_u_cla8_pg_logic4_y0 = f_u_cla8_pg_logic4_y0;
|
|
assign f_u_cla8_and180_f_u_cla8_pg_logic2_y1 = f_u_cla8_pg_logic2_y1;
|
|
assign f_u_cla8_and180_y0 = f_u_cla8_and180_f_u_cla8_pg_logic4_y0 & f_u_cla8_and180_f_u_cla8_pg_logic2_y1;
|
|
assign f_u_cla8_and181_f_u_cla8_and180_y0 = f_u_cla8_and180_y0;
|
|
assign f_u_cla8_and181_f_u_cla8_and179_y0 = f_u_cla8_and179_y0;
|
|
assign f_u_cla8_and181_y0 = f_u_cla8_and181_f_u_cla8_and180_y0 & f_u_cla8_and181_f_u_cla8_and179_y0;
|
|
assign f_u_cla8_and182_f_u_cla8_pg_logic5_y0 = f_u_cla8_pg_logic5_y0;
|
|
assign f_u_cla8_and182_f_u_cla8_pg_logic2_y1 = f_u_cla8_pg_logic2_y1;
|
|
assign f_u_cla8_and182_y0 = f_u_cla8_and182_f_u_cla8_pg_logic5_y0 & f_u_cla8_and182_f_u_cla8_pg_logic2_y1;
|
|
assign f_u_cla8_and183_f_u_cla8_and182_y0 = f_u_cla8_and182_y0;
|
|
assign f_u_cla8_and183_f_u_cla8_and181_y0 = f_u_cla8_and181_y0;
|
|
assign f_u_cla8_and183_y0 = f_u_cla8_and183_f_u_cla8_and182_y0 & f_u_cla8_and183_f_u_cla8_and181_y0;
|
|
assign f_u_cla8_and184_f_u_cla8_pg_logic6_y0 = f_u_cla8_pg_logic6_y0;
|
|
assign f_u_cla8_and184_f_u_cla8_pg_logic2_y1 = f_u_cla8_pg_logic2_y1;
|
|
assign f_u_cla8_and184_y0 = f_u_cla8_and184_f_u_cla8_pg_logic6_y0 & f_u_cla8_and184_f_u_cla8_pg_logic2_y1;
|
|
assign f_u_cla8_and185_f_u_cla8_and184_y0 = f_u_cla8_and184_y0;
|
|
assign f_u_cla8_and185_f_u_cla8_and183_y0 = f_u_cla8_and183_y0;
|
|
assign f_u_cla8_and185_y0 = f_u_cla8_and185_f_u_cla8_and184_y0 & f_u_cla8_and185_f_u_cla8_and183_y0;
|
|
assign f_u_cla8_and186_f_u_cla8_pg_logic7_y0 = f_u_cla8_pg_logic7_y0;
|
|
assign f_u_cla8_and186_f_u_cla8_pg_logic2_y1 = f_u_cla8_pg_logic2_y1;
|
|
assign f_u_cla8_and186_y0 = f_u_cla8_and186_f_u_cla8_pg_logic7_y0 & f_u_cla8_and186_f_u_cla8_pg_logic2_y1;
|
|
assign f_u_cla8_and187_f_u_cla8_and186_y0 = f_u_cla8_and186_y0;
|
|
assign f_u_cla8_and187_f_u_cla8_and185_y0 = f_u_cla8_and185_y0;
|
|
assign f_u_cla8_and187_y0 = f_u_cla8_and187_f_u_cla8_and186_y0 & f_u_cla8_and187_f_u_cla8_and185_y0;
|
|
assign f_u_cla8_and188_f_u_cla8_pg_logic4_y0 = f_u_cla8_pg_logic4_y0;
|
|
assign f_u_cla8_and188_f_u_cla8_pg_logic3_y1 = f_u_cla8_pg_logic3_y1;
|
|
assign f_u_cla8_and188_y0 = f_u_cla8_and188_f_u_cla8_pg_logic4_y0 & f_u_cla8_and188_f_u_cla8_pg_logic3_y1;
|
|
assign f_u_cla8_and189_f_u_cla8_pg_logic5_y0 = f_u_cla8_pg_logic5_y0;
|
|
assign f_u_cla8_and189_f_u_cla8_pg_logic3_y1 = f_u_cla8_pg_logic3_y1;
|
|
assign f_u_cla8_and189_y0 = f_u_cla8_and189_f_u_cla8_pg_logic5_y0 & f_u_cla8_and189_f_u_cla8_pg_logic3_y1;
|
|
assign f_u_cla8_and190_f_u_cla8_and189_y0 = f_u_cla8_and189_y0;
|
|
assign f_u_cla8_and190_f_u_cla8_and188_y0 = f_u_cla8_and188_y0;
|
|
assign f_u_cla8_and190_y0 = f_u_cla8_and190_f_u_cla8_and189_y0 & f_u_cla8_and190_f_u_cla8_and188_y0;
|
|
assign f_u_cla8_and191_f_u_cla8_pg_logic6_y0 = f_u_cla8_pg_logic6_y0;
|
|
assign f_u_cla8_and191_f_u_cla8_pg_logic3_y1 = f_u_cla8_pg_logic3_y1;
|
|
assign f_u_cla8_and191_y0 = f_u_cla8_and191_f_u_cla8_pg_logic6_y0 & f_u_cla8_and191_f_u_cla8_pg_logic3_y1;
|
|
assign f_u_cla8_and192_f_u_cla8_and191_y0 = f_u_cla8_and191_y0;
|
|
assign f_u_cla8_and192_f_u_cla8_and190_y0 = f_u_cla8_and190_y0;
|
|
assign f_u_cla8_and192_y0 = f_u_cla8_and192_f_u_cla8_and191_y0 & f_u_cla8_and192_f_u_cla8_and190_y0;
|
|
assign f_u_cla8_and193_f_u_cla8_pg_logic7_y0 = f_u_cla8_pg_logic7_y0;
|
|
assign f_u_cla8_and193_f_u_cla8_pg_logic3_y1 = f_u_cla8_pg_logic3_y1;
|
|
assign f_u_cla8_and193_y0 = f_u_cla8_and193_f_u_cla8_pg_logic7_y0 & f_u_cla8_and193_f_u_cla8_pg_logic3_y1;
|
|
assign f_u_cla8_and194_f_u_cla8_and193_y0 = f_u_cla8_and193_y0;
|
|
assign f_u_cla8_and194_f_u_cla8_and192_y0 = f_u_cla8_and192_y0;
|
|
assign f_u_cla8_and194_y0 = f_u_cla8_and194_f_u_cla8_and193_y0 & f_u_cla8_and194_f_u_cla8_and192_y0;
|
|
assign f_u_cla8_and195_f_u_cla8_pg_logic5_y0 = f_u_cla8_pg_logic5_y0;
|
|
assign f_u_cla8_and195_f_u_cla8_pg_logic4_y1 = f_u_cla8_pg_logic4_y1;
|
|
assign f_u_cla8_and195_y0 = f_u_cla8_and195_f_u_cla8_pg_logic5_y0 & f_u_cla8_and195_f_u_cla8_pg_logic4_y1;
|
|
assign f_u_cla8_and196_f_u_cla8_pg_logic6_y0 = f_u_cla8_pg_logic6_y0;
|
|
assign f_u_cla8_and196_f_u_cla8_pg_logic4_y1 = f_u_cla8_pg_logic4_y1;
|
|
assign f_u_cla8_and196_y0 = f_u_cla8_and196_f_u_cla8_pg_logic6_y0 & f_u_cla8_and196_f_u_cla8_pg_logic4_y1;
|
|
assign f_u_cla8_and197_f_u_cla8_and196_y0 = f_u_cla8_and196_y0;
|
|
assign f_u_cla8_and197_f_u_cla8_and195_y0 = f_u_cla8_and195_y0;
|
|
assign f_u_cla8_and197_y0 = f_u_cla8_and197_f_u_cla8_and196_y0 & f_u_cla8_and197_f_u_cla8_and195_y0;
|
|
assign f_u_cla8_and198_f_u_cla8_pg_logic7_y0 = f_u_cla8_pg_logic7_y0;
|
|
assign f_u_cla8_and198_f_u_cla8_pg_logic4_y1 = f_u_cla8_pg_logic4_y1;
|
|
assign f_u_cla8_and198_y0 = f_u_cla8_and198_f_u_cla8_pg_logic7_y0 & f_u_cla8_and198_f_u_cla8_pg_logic4_y1;
|
|
assign f_u_cla8_and199_f_u_cla8_and198_y0 = f_u_cla8_and198_y0;
|
|
assign f_u_cla8_and199_f_u_cla8_and197_y0 = f_u_cla8_and197_y0;
|
|
assign f_u_cla8_and199_y0 = f_u_cla8_and199_f_u_cla8_and198_y0 & f_u_cla8_and199_f_u_cla8_and197_y0;
|
|
assign f_u_cla8_and200_f_u_cla8_pg_logic6_y0 = f_u_cla8_pg_logic6_y0;
|
|
assign f_u_cla8_and200_f_u_cla8_pg_logic5_y1 = f_u_cla8_pg_logic5_y1;
|
|
assign f_u_cla8_and200_y0 = f_u_cla8_and200_f_u_cla8_pg_logic6_y0 & f_u_cla8_and200_f_u_cla8_pg_logic5_y1;
|
|
assign f_u_cla8_and201_f_u_cla8_pg_logic7_y0 = f_u_cla8_pg_logic7_y0;
|
|
assign f_u_cla8_and201_f_u_cla8_pg_logic5_y1 = f_u_cla8_pg_logic5_y1;
|
|
assign f_u_cla8_and201_y0 = f_u_cla8_and201_f_u_cla8_pg_logic7_y0 & f_u_cla8_and201_f_u_cla8_pg_logic5_y1;
|
|
assign f_u_cla8_and202_f_u_cla8_and201_y0 = f_u_cla8_and201_y0;
|
|
assign f_u_cla8_and202_f_u_cla8_and200_y0 = f_u_cla8_and200_y0;
|
|
assign f_u_cla8_and202_y0 = f_u_cla8_and202_f_u_cla8_and201_y0 & f_u_cla8_and202_f_u_cla8_and200_y0;
|
|
assign f_u_cla8_and203_f_u_cla8_pg_logic7_y0 = f_u_cla8_pg_logic7_y0;
|
|
assign f_u_cla8_and203_f_u_cla8_pg_logic6_y1 = f_u_cla8_pg_logic6_y1;
|
|
assign f_u_cla8_and203_y0 = f_u_cla8_and203_f_u_cla8_pg_logic7_y0 & f_u_cla8_and203_f_u_cla8_pg_logic6_y1;
|
|
assign f_u_cla8_or28_f_u_cla8_and203_y0 = f_u_cla8_and203_y0;
|
|
assign f_u_cla8_or28_f_u_cla8_and154_y0 = f_u_cla8_and154_y0;
|
|
assign f_u_cla8_or28_y0 = f_u_cla8_or28_f_u_cla8_and203_y0 | f_u_cla8_or28_f_u_cla8_and154_y0;
|
|
assign f_u_cla8_or29_f_u_cla8_or28_y0 = f_u_cla8_or28_y0;
|
|
assign f_u_cla8_or29_f_u_cla8_and167_y0 = f_u_cla8_and167_y0;
|
|
assign f_u_cla8_or29_y0 = f_u_cla8_or29_f_u_cla8_or28_y0 | f_u_cla8_or29_f_u_cla8_and167_y0;
|
|
assign f_u_cla8_or30_f_u_cla8_or29_y0 = f_u_cla8_or29_y0;
|
|
assign f_u_cla8_or30_f_u_cla8_and178_y0 = f_u_cla8_and178_y0;
|
|
assign f_u_cla8_or30_y0 = f_u_cla8_or30_f_u_cla8_or29_y0 | f_u_cla8_or30_f_u_cla8_and178_y0;
|
|
assign f_u_cla8_or31_f_u_cla8_or30_y0 = f_u_cla8_or30_y0;
|
|
assign f_u_cla8_or31_f_u_cla8_and187_y0 = f_u_cla8_and187_y0;
|
|
assign f_u_cla8_or31_y0 = f_u_cla8_or31_f_u_cla8_or30_y0 | f_u_cla8_or31_f_u_cla8_and187_y0;
|
|
assign f_u_cla8_or32_f_u_cla8_or31_y0 = f_u_cla8_or31_y0;
|
|
assign f_u_cla8_or32_f_u_cla8_and194_y0 = f_u_cla8_and194_y0;
|
|
assign f_u_cla8_or32_y0 = f_u_cla8_or32_f_u_cla8_or31_y0 | f_u_cla8_or32_f_u_cla8_and194_y0;
|
|
assign f_u_cla8_or33_f_u_cla8_or32_y0 = f_u_cla8_or32_y0;
|
|
assign f_u_cla8_or33_f_u_cla8_and199_y0 = f_u_cla8_and199_y0;
|
|
assign f_u_cla8_or33_y0 = f_u_cla8_or33_f_u_cla8_or32_y0 | f_u_cla8_or33_f_u_cla8_and199_y0;
|
|
assign f_u_cla8_or34_f_u_cla8_or33_y0 = f_u_cla8_or33_y0;
|
|
assign f_u_cla8_or34_f_u_cla8_and202_y0 = f_u_cla8_and202_y0;
|
|
assign f_u_cla8_or34_y0 = f_u_cla8_or34_f_u_cla8_or33_y0 | f_u_cla8_or34_f_u_cla8_and202_y0;
|
|
assign f_u_cla8_or35_f_u_cla8_pg_logic7_y1 = f_u_cla8_pg_logic7_y1;
|
|
assign f_u_cla8_or35_f_u_cla8_or34_y0 = f_u_cla8_or34_y0;
|
|
assign f_u_cla8_or35_y0 = f_u_cla8_or35_f_u_cla8_pg_logic7_y1 | f_u_cla8_or35_f_u_cla8_or34_y0;
|
|
|
|
assign out[0] = f_u_cla8_xor0_y0;
|
|
assign out[1] = f_u_cla8_xor1_y0;
|
|
assign out[2] = f_u_cla8_xor2_y0;
|
|
assign out[3] = f_u_cla8_xor3_y0;
|
|
assign out[4] = f_u_cla8_xor4_y0;
|
|
assign out[5] = f_u_cla8_xor5_y0;
|
|
assign out[6] = f_u_cla8_xor6_y0;
|
|
assign out[7] = f_u_cla8_xor7_y0;
|
|
assign out[8] = f_u_cla8_or35_y0;
|
|
endmodule |