mirror of
https://github.com/ehw-fit/ariths-gen.git
synced 2025-04-20 05:41:25 +01:00
887 lines
85 KiB
C
887 lines
85 KiB
C
#include <stdio.h>
|
|
#include <stdint.h>
|
|
|
|
int64_t s_CSAwallace_cla8(int64_t a, int64_t b){
|
|
int64_t s_CSAwallace_cla8_out = 0;
|
|
uint8_t s_CSAwallace_cla8_and_0_0 = 0;
|
|
uint8_t s_CSAwallace_cla8_and_1_0 = 0;
|
|
uint8_t s_CSAwallace_cla8_and_2_0 = 0;
|
|
uint8_t s_CSAwallace_cla8_and_3_0 = 0;
|
|
uint8_t s_CSAwallace_cla8_and_4_0 = 0;
|
|
uint8_t s_CSAwallace_cla8_and_5_0 = 0;
|
|
uint8_t s_CSAwallace_cla8_and_6_0 = 0;
|
|
uint8_t s_CSAwallace_cla8_nand_7_0 = 0;
|
|
uint8_t s_CSAwallace_cla8_and_0_1 = 0;
|
|
uint8_t s_CSAwallace_cla8_and_1_1 = 0;
|
|
uint8_t s_CSAwallace_cla8_and_2_1 = 0;
|
|
uint8_t s_CSAwallace_cla8_and_3_1 = 0;
|
|
uint8_t s_CSAwallace_cla8_and_4_1 = 0;
|
|
uint8_t s_CSAwallace_cla8_and_5_1 = 0;
|
|
uint8_t s_CSAwallace_cla8_and_6_1 = 0;
|
|
uint8_t s_CSAwallace_cla8_nand_7_1 = 0;
|
|
uint8_t s_CSAwallace_cla8_and_0_2 = 0;
|
|
uint8_t s_CSAwallace_cla8_and_1_2 = 0;
|
|
uint8_t s_CSAwallace_cla8_and_2_2 = 0;
|
|
uint8_t s_CSAwallace_cla8_and_3_2 = 0;
|
|
uint8_t s_CSAwallace_cla8_and_4_2 = 0;
|
|
uint8_t s_CSAwallace_cla8_and_5_2 = 0;
|
|
uint8_t s_CSAwallace_cla8_and_6_2 = 0;
|
|
uint8_t s_CSAwallace_cla8_nand_7_2 = 0;
|
|
uint8_t s_CSAwallace_cla8_and_0_3 = 0;
|
|
uint8_t s_CSAwallace_cla8_and_1_3 = 0;
|
|
uint8_t s_CSAwallace_cla8_and_2_3 = 0;
|
|
uint8_t s_CSAwallace_cla8_and_3_3 = 0;
|
|
uint8_t s_CSAwallace_cla8_and_4_3 = 0;
|
|
uint8_t s_CSAwallace_cla8_and_5_3 = 0;
|
|
uint8_t s_CSAwallace_cla8_and_6_3 = 0;
|
|
uint8_t s_CSAwallace_cla8_nand_7_3 = 0;
|
|
uint8_t s_CSAwallace_cla8_and_0_4 = 0;
|
|
uint8_t s_CSAwallace_cla8_and_1_4 = 0;
|
|
uint8_t s_CSAwallace_cla8_and_2_4 = 0;
|
|
uint8_t s_CSAwallace_cla8_and_3_4 = 0;
|
|
uint8_t s_CSAwallace_cla8_and_4_4 = 0;
|
|
uint8_t s_CSAwallace_cla8_and_5_4 = 0;
|
|
uint8_t s_CSAwallace_cla8_and_6_4 = 0;
|
|
uint8_t s_CSAwallace_cla8_nand_7_4 = 0;
|
|
uint8_t s_CSAwallace_cla8_and_0_5 = 0;
|
|
uint8_t s_CSAwallace_cla8_and_1_5 = 0;
|
|
uint8_t s_CSAwallace_cla8_and_2_5 = 0;
|
|
uint8_t s_CSAwallace_cla8_and_3_5 = 0;
|
|
uint8_t s_CSAwallace_cla8_and_4_5 = 0;
|
|
uint8_t s_CSAwallace_cla8_and_5_5 = 0;
|
|
uint8_t s_CSAwallace_cla8_and_6_5 = 0;
|
|
uint8_t s_CSAwallace_cla8_nand_7_5 = 0;
|
|
uint8_t s_CSAwallace_cla8_and_0_6 = 0;
|
|
uint8_t s_CSAwallace_cla8_and_1_6 = 0;
|
|
uint8_t s_CSAwallace_cla8_and_2_6 = 0;
|
|
uint8_t s_CSAwallace_cla8_and_3_6 = 0;
|
|
uint8_t s_CSAwallace_cla8_and_4_6 = 0;
|
|
uint8_t s_CSAwallace_cla8_and_5_6 = 0;
|
|
uint8_t s_CSAwallace_cla8_and_6_6 = 0;
|
|
uint8_t s_CSAwallace_cla8_nand_7_6 = 0;
|
|
uint8_t s_CSAwallace_cla8_nand_0_7 = 0;
|
|
uint8_t s_CSAwallace_cla8_nand_1_7 = 0;
|
|
uint8_t s_CSAwallace_cla8_nand_2_7 = 0;
|
|
uint8_t s_CSAwallace_cla8_nand_3_7 = 0;
|
|
uint8_t s_CSAwallace_cla8_nand_4_7 = 0;
|
|
uint8_t s_CSAwallace_cla8_nand_5_7 = 0;
|
|
uint8_t s_CSAwallace_cla8_nand_6_7 = 0;
|
|
uint8_t s_CSAwallace_cla8_and_7_7 = 0;
|
|
uint8_t s_CSAwallace_cla8_csa0_csa_component_fa1_xor0 = 0;
|
|
uint8_t s_CSAwallace_cla8_csa0_csa_component_fa1_and0 = 0;
|
|
uint8_t s_CSAwallace_cla8_csa0_csa_component_fa2_xor0 = 0;
|
|
uint8_t s_CSAwallace_cla8_csa0_csa_component_fa2_and0 = 0;
|
|
uint8_t s_CSAwallace_cla8_csa0_csa_component_fa2_xor1 = 0;
|
|
uint8_t s_CSAwallace_cla8_csa0_csa_component_fa2_and1 = 0;
|
|
uint8_t s_CSAwallace_cla8_csa0_csa_component_fa2_or0 = 0;
|
|
uint8_t s_CSAwallace_cla8_csa0_csa_component_fa3_xor0 = 0;
|
|
uint8_t s_CSAwallace_cla8_csa0_csa_component_fa3_and0 = 0;
|
|
uint8_t s_CSAwallace_cla8_csa0_csa_component_fa3_xor1 = 0;
|
|
uint8_t s_CSAwallace_cla8_csa0_csa_component_fa3_and1 = 0;
|
|
uint8_t s_CSAwallace_cla8_csa0_csa_component_fa3_or0 = 0;
|
|
uint8_t s_CSAwallace_cla8_csa0_csa_component_fa4_xor0 = 0;
|
|
uint8_t s_CSAwallace_cla8_csa0_csa_component_fa4_and0 = 0;
|
|
uint8_t s_CSAwallace_cla8_csa0_csa_component_fa4_xor1 = 0;
|
|
uint8_t s_CSAwallace_cla8_csa0_csa_component_fa4_and1 = 0;
|
|
uint8_t s_CSAwallace_cla8_csa0_csa_component_fa4_or0 = 0;
|
|
uint8_t s_CSAwallace_cla8_csa0_csa_component_fa5_xor0 = 0;
|
|
uint8_t s_CSAwallace_cla8_csa0_csa_component_fa5_and0 = 0;
|
|
uint8_t s_CSAwallace_cla8_csa0_csa_component_fa5_xor1 = 0;
|
|
uint8_t s_CSAwallace_cla8_csa0_csa_component_fa5_and1 = 0;
|
|
uint8_t s_CSAwallace_cla8_csa0_csa_component_fa5_or0 = 0;
|
|
uint8_t s_CSAwallace_cla8_csa0_csa_component_fa6_xor0 = 0;
|
|
uint8_t s_CSAwallace_cla8_csa0_csa_component_fa6_and0 = 0;
|
|
uint8_t s_CSAwallace_cla8_csa0_csa_component_fa6_xor1 = 0;
|
|
uint8_t s_CSAwallace_cla8_csa0_csa_component_fa6_and1 = 0;
|
|
uint8_t s_CSAwallace_cla8_csa0_csa_component_fa6_or0 = 0;
|
|
uint8_t s_CSAwallace_cla8_csa0_csa_component_fa7_xor0 = 0;
|
|
uint8_t s_CSAwallace_cla8_csa0_csa_component_fa7_and0 = 0;
|
|
uint8_t s_CSAwallace_cla8_csa0_csa_component_fa7_xor1 = 0;
|
|
uint8_t s_CSAwallace_cla8_csa0_csa_component_fa7_and1 = 0;
|
|
uint8_t s_CSAwallace_cla8_csa0_csa_component_fa7_or0 = 0;
|
|
uint8_t s_CSAwallace_cla8_csa0_csa_component_fa8_xor0 = 0;
|
|
uint8_t s_CSAwallace_cla8_csa0_csa_component_fa8_xor1 = 0;
|
|
uint8_t s_CSAwallace_cla8_csa0_csa_component_fa8_and1 = 0;
|
|
uint8_t s_CSAwallace_cla8_csa0_csa_component_fa8_or0 = 0;
|
|
uint8_t s_CSAwallace_cla8_csa1_csa_component_fa4_xor0 = 0;
|
|
uint8_t s_CSAwallace_cla8_csa1_csa_component_fa4_and0 = 0;
|
|
uint8_t s_CSAwallace_cla8_csa1_csa_component_fa5_xor0 = 0;
|
|
uint8_t s_CSAwallace_cla8_csa1_csa_component_fa5_and0 = 0;
|
|
uint8_t s_CSAwallace_cla8_csa1_csa_component_fa5_xor1 = 0;
|
|
uint8_t s_CSAwallace_cla8_csa1_csa_component_fa5_and1 = 0;
|
|
uint8_t s_CSAwallace_cla8_csa1_csa_component_fa5_or0 = 0;
|
|
uint8_t s_CSAwallace_cla8_csa1_csa_component_fa6_xor0 = 0;
|
|
uint8_t s_CSAwallace_cla8_csa1_csa_component_fa6_and0 = 0;
|
|
uint8_t s_CSAwallace_cla8_csa1_csa_component_fa6_xor1 = 0;
|
|
uint8_t s_CSAwallace_cla8_csa1_csa_component_fa6_and1 = 0;
|
|
uint8_t s_CSAwallace_cla8_csa1_csa_component_fa6_or0 = 0;
|
|
uint8_t s_CSAwallace_cla8_csa1_csa_component_fa7_xor0 = 0;
|
|
uint8_t s_CSAwallace_cla8_csa1_csa_component_fa7_and0 = 0;
|
|
uint8_t s_CSAwallace_cla8_csa1_csa_component_fa7_xor1 = 0;
|
|
uint8_t s_CSAwallace_cla8_csa1_csa_component_fa7_and1 = 0;
|
|
uint8_t s_CSAwallace_cla8_csa1_csa_component_fa7_or0 = 0;
|
|
uint8_t s_CSAwallace_cla8_csa1_csa_component_fa8_xor0 = 0;
|
|
uint8_t s_CSAwallace_cla8_csa1_csa_component_fa8_and0 = 0;
|
|
uint8_t s_CSAwallace_cla8_csa1_csa_component_fa8_xor1 = 0;
|
|
uint8_t s_CSAwallace_cla8_csa1_csa_component_fa8_and1 = 0;
|
|
uint8_t s_CSAwallace_cla8_csa1_csa_component_fa8_or0 = 0;
|
|
uint8_t s_CSAwallace_cla8_csa1_csa_component_fa9_xor0 = 0;
|
|
uint8_t s_CSAwallace_cla8_csa1_csa_component_fa9_and0 = 0;
|
|
uint8_t s_CSAwallace_cla8_csa1_csa_component_fa9_xor1 = 0;
|
|
uint8_t s_CSAwallace_cla8_csa1_csa_component_fa9_and1 = 0;
|
|
uint8_t s_CSAwallace_cla8_csa1_csa_component_fa9_or0 = 0;
|
|
uint8_t s_CSAwallace_cla8_csa1_csa_component_fa10_xor0 = 0;
|
|
uint8_t s_CSAwallace_cla8_csa1_csa_component_fa10_and0 = 0;
|
|
uint8_t s_CSAwallace_cla8_csa1_csa_component_fa10_xor1 = 0;
|
|
uint8_t s_CSAwallace_cla8_csa1_csa_component_fa10_and1 = 0;
|
|
uint8_t s_CSAwallace_cla8_csa1_csa_component_fa10_or0 = 0;
|
|
uint8_t s_CSAwallace_cla8_csa1_csa_component_fa11_xor0 = 0;
|
|
uint8_t s_CSAwallace_cla8_csa1_csa_component_fa11_xor1 = 0;
|
|
uint8_t s_CSAwallace_cla8_csa1_csa_component_fa11_and1 = 0;
|
|
uint8_t s_CSAwallace_cla8_csa1_csa_component_fa11_or0 = 0;
|
|
uint8_t s_CSAwallace_cla8_csa2_csa_component_fa2_xor0 = 0;
|
|
uint8_t s_CSAwallace_cla8_csa2_csa_component_fa2_and0 = 0;
|
|
uint8_t s_CSAwallace_cla8_csa2_csa_component_fa3_xor0 = 0;
|
|
uint8_t s_CSAwallace_cla8_csa2_csa_component_fa3_and0 = 0;
|
|
uint8_t s_CSAwallace_cla8_csa2_csa_component_fa3_xor1 = 0;
|
|
uint8_t s_CSAwallace_cla8_csa2_csa_component_fa3_and1 = 0;
|
|
uint8_t s_CSAwallace_cla8_csa2_csa_component_fa3_or0 = 0;
|
|
uint8_t s_CSAwallace_cla8_csa2_csa_component_fa4_xor0 = 0;
|
|
uint8_t s_CSAwallace_cla8_csa2_csa_component_fa4_and0 = 0;
|
|
uint8_t s_CSAwallace_cla8_csa2_csa_component_fa4_xor1 = 0;
|
|
uint8_t s_CSAwallace_cla8_csa2_csa_component_fa4_and1 = 0;
|
|
uint8_t s_CSAwallace_cla8_csa2_csa_component_fa4_or0 = 0;
|
|
uint8_t s_CSAwallace_cla8_csa2_csa_component_fa5_xor0 = 0;
|
|
uint8_t s_CSAwallace_cla8_csa2_csa_component_fa5_and0 = 0;
|
|
uint8_t s_CSAwallace_cla8_csa2_csa_component_fa5_xor1 = 0;
|
|
uint8_t s_CSAwallace_cla8_csa2_csa_component_fa5_and1 = 0;
|
|
uint8_t s_CSAwallace_cla8_csa2_csa_component_fa5_or0 = 0;
|
|
uint8_t s_CSAwallace_cla8_csa2_csa_component_fa6_xor0 = 0;
|
|
uint8_t s_CSAwallace_cla8_csa2_csa_component_fa6_and0 = 0;
|
|
uint8_t s_CSAwallace_cla8_csa2_csa_component_fa6_xor1 = 0;
|
|
uint8_t s_CSAwallace_cla8_csa2_csa_component_fa6_and1 = 0;
|
|
uint8_t s_CSAwallace_cla8_csa2_csa_component_fa6_or0 = 0;
|
|
uint8_t s_CSAwallace_cla8_csa2_csa_component_fa7_xor0 = 0;
|
|
uint8_t s_CSAwallace_cla8_csa2_csa_component_fa7_and0 = 0;
|
|
uint8_t s_CSAwallace_cla8_csa2_csa_component_fa7_xor1 = 0;
|
|
uint8_t s_CSAwallace_cla8_csa2_csa_component_fa7_and1 = 0;
|
|
uint8_t s_CSAwallace_cla8_csa2_csa_component_fa7_or0 = 0;
|
|
uint8_t s_CSAwallace_cla8_csa2_csa_component_fa8_xor0 = 0;
|
|
uint8_t s_CSAwallace_cla8_csa2_csa_component_fa8_and0 = 0;
|
|
uint8_t s_CSAwallace_cla8_csa2_csa_component_fa8_xor1 = 0;
|
|
uint8_t s_CSAwallace_cla8_csa2_csa_component_fa8_and1 = 0;
|
|
uint8_t s_CSAwallace_cla8_csa2_csa_component_fa8_or0 = 0;
|
|
uint8_t s_CSAwallace_cla8_csa2_csa_component_fa9_xor0 = 0;
|
|
uint8_t s_CSAwallace_cla8_csa2_csa_component_fa9_and0 = 0;
|
|
uint8_t s_CSAwallace_cla8_csa2_csa_component_fa9_xor1 = 0;
|
|
uint8_t s_CSAwallace_cla8_csa2_csa_component_fa9_and1 = 0;
|
|
uint8_t s_CSAwallace_cla8_csa2_csa_component_fa9_or0 = 0;
|
|
uint8_t s_CSAwallace_cla8_csa3_csa_component_fa6_xor0 = 0;
|
|
uint8_t s_CSAwallace_cla8_csa3_csa_component_fa6_and0 = 0;
|
|
uint8_t s_CSAwallace_cla8_csa3_csa_component_fa7_xor0 = 0;
|
|
uint8_t s_CSAwallace_cla8_csa3_csa_component_fa7_and0 = 0;
|
|
uint8_t s_CSAwallace_cla8_csa3_csa_component_fa7_xor1 = 0;
|
|
uint8_t s_CSAwallace_cla8_csa3_csa_component_fa7_and1 = 0;
|
|
uint8_t s_CSAwallace_cla8_csa3_csa_component_fa7_or0 = 0;
|
|
uint8_t s_CSAwallace_cla8_csa3_csa_component_fa8_xor0 = 0;
|
|
uint8_t s_CSAwallace_cla8_csa3_csa_component_fa8_and0 = 0;
|
|
uint8_t s_CSAwallace_cla8_csa3_csa_component_fa8_xor1 = 0;
|
|
uint8_t s_CSAwallace_cla8_csa3_csa_component_fa8_and1 = 0;
|
|
uint8_t s_CSAwallace_cla8_csa3_csa_component_fa8_or0 = 0;
|
|
uint8_t s_CSAwallace_cla8_csa3_csa_component_fa9_xor0 = 0;
|
|
uint8_t s_CSAwallace_cla8_csa3_csa_component_fa9_and0 = 0;
|
|
uint8_t s_CSAwallace_cla8_csa3_csa_component_fa9_xor1 = 0;
|
|
uint8_t s_CSAwallace_cla8_csa3_csa_component_fa9_and1 = 0;
|
|
uint8_t s_CSAwallace_cla8_csa3_csa_component_fa9_or0 = 0;
|
|
uint8_t s_CSAwallace_cla8_csa3_csa_component_fa10_xor0 = 0;
|
|
uint8_t s_CSAwallace_cla8_csa3_csa_component_fa10_and0 = 0;
|
|
uint8_t s_CSAwallace_cla8_csa3_csa_component_fa10_xor1 = 0;
|
|
uint8_t s_CSAwallace_cla8_csa3_csa_component_fa10_and1 = 0;
|
|
uint8_t s_CSAwallace_cla8_csa3_csa_component_fa10_or0 = 0;
|
|
uint8_t s_CSAwallace_cla8_csa3_csa_component_fa11_xor0 = 0;
|
|
uint8_t s_CSAwallace_cla8_csa3_csa_component_fa11_and0 = 0;
|
|
uint8_t s_CSAwallace_cla8_csa3_csa_component_fa11_xor1 = 0;
|
|
uint8_t s_CSAwallace_cla8_csa3_csa_component_fa11_and1 = 0;
|
|
uint8_t s_CSAwallace_cla8_csa3_csa_component_fa11_or0 = 0;
|
|
uint8_t s_CSAwallace_cla8_csa3_csa_component_fa12_xor0 = 0;
|
|
uint8_t s_CSAwallace_cla8_csa3_csa_component_fa12_and0 = 0;
|
|
uint8_t s_CSAwallace_cla8_csa3_csa_component_fa12_xor1 = 0;
|
|
uint8_t s_CSAwallace_cla8_csa3_csa_component_fa12_and1 = 0;
|
|
uint8_t s_CSAwallace_cla8_csa3_csa_component_fa12_or0 = 0;
|
|
uint8_t s_CSAwallace_cla8_csa3_csa_component_fa13_xor0 = 0;
|
|
uint8_t s_CSAwallace_cla8_csa3_csa_component_fa13_xor1 = 0;
|
|
uint8_t s_CSAwallace_cla8_csa3_csa_component_fa13_and1 = 0;
|
|
uint8_t s_CSAwallace_cla8_csa3_csa_component_fa13_or0 = 0;
|
|
uint8_t s_CSAwallace_cla8_csa4_csa_component_fa3_xor0 = 0;
|
|
uint8_t s_CSAwallace_cla8_csa4_csa_component_fa3_and0 = 0;
|
|
uint8_t s_CSAwallace_cla8_csa4_csa_component_fa4_xor0 = 0;
|
|
uint8_t s_CSAwallace_cla8_csa4_csa_component_fa4_and0 = 0;
|
|
uint8_t s_CSAwallace_cla8_csa4_csa_component_fa5_xor0 = 0;
|
|
uint8_t s_CSAwallace_cla8_csa4_csa_component_fa5_and0 = 0;
|
|
uint8_t s_CSAwallace_cla8_csa4_csa_component_fa5_xor1 = 0;
|
|
uint8_t s_CSAwallace_cla8_csa4_csa_component_fa5_and1 = 0;
|
|
uint8_t s_CSAwallace_cla8_csa4_csa_component_fa5_or0 = 0;
|
|
uint8_t s_CSAwallace_cla8_csa4_csa_component_fa6_xor0 = 0;
|
|
uint8_t s_CSAwallace_cla8_csa4_csa_component_fa6_and0 = 0;
|
|
uint8_t s_CSAwallace_cla8_csa4_csa_component_fa6_xor1 = 0;
|
|
uint8_t s_CSAwallace_cla8_csa4_csa_component_fa6_and1 = 0;
|
|
uint8_t s_CSAwallace_cla8_csa4_csa_component_fa6_or0 = 0;
|
|
uint8_t s_CSAwallace_cla8_csa4_csa_component_fa7_xor0 = 0;
|
|
uint8_t s_CSAwallace_cla8_csa4_csa_component_fa7_and0 = 0;
|
|
uint8_t s_CSAwallace_cla8_csa4_csa_component_fa7_xor1 = 0;
|
|
uint8_t s_CSAwallace_cla8_csa4_csa_component_fa7_and1 = 0;
|
|
uint8_t s_CSAwallace_cla8_csa4_csa_component_fa7_or0 = 0;
|
|
uint8_t s_CSAwallace_cla8_csa4_csa_component_fa8_xor0 = 0;
|
|
uint8_t s_CSAwallace_cla8_csa4_csa_component_fa8_and0 = 0;
|
|
uint8_t s_CSAwallace_cla8_csa4_csa_component_fa8_xor1 = 0;
|
|
uint8_t s_CSAwallace_cla8_csa4_csa_component_fa8_and1 = 0;
|
|
uint8_t s_CSAwallace_cla8_csa4_csa_component_fa8_or0 = 0;
|
|
uint8_t s_CSAwallace_cla8_csa4_csa_component_fa9_xor0 = 0;
|
|
uint8_t s_CSAwallace_cla8_csa4_csa_component_fa9_and0 = 0;
|
|
uint8_t s_CSAwallace_cla8_csa4_csa_component_fa9_xor1 = 0;
|
|
uint8_t s_CSAwallace_cla8_csa4_csa_component_fa9_and1 = 0;
|
|
uint8_t s_CSAwallace_cla8_csa4_csa_component_fa9_or0 = 0;
|
|
uint8_t s_CSAwallace_cla8_csa4_csa_component_fa10_xor0 = 0;
|
|
uint8_t s_CSAwallace_cla8_csa4_csa_component_fa10_and0 = 0;
|
|
uint8_t s_CSAwallace_cla8_csa4_csa_component_fa10_xor1 = 0;
|
|
uint8_t s_CSAwallace_cla8_csa4_csa_component_fa10_and1 = 0;
|
|
uint8_t s_CSAwallace_cla8_csa4_csa_component_fa10_or0 = 0;
|
|
uint8_t s_CSAwallace_cla8_csa4_csa_component_fa11_xor0 = 0;
|
|
uint8_t s_CSAwallace_cla8_csa4_csa_component_fa11_xor1 = 0;
|
|
uint8_t s_CSAwallace_cla8_csa4_csa_component_fa11_and1 = 0;
|
|
uint8_t s_CSAwallace_cla8_csa4_csa_component_fa11_or0 = 0;
|
|
uint8_t s_CSAwallace_cla8_csa4_csa_component_fa12_xor0 = 0;
|
|
uint8_t s_CSAwallace_cla8_csa4_csa_component_fa12_xor1 = 0;
|
|
uint8_t s_CSAwallace_cla8_csa4_csa_component_fa12_and1 = 0;
|
|
uint8_t s_CSAwallace_cla8_csa4_csa_component_fa12_or0 = 0;
|
|
uint8_t s_CSAwallace_cla8_csa5_csa_component_fa4_xor0 = 0;
|
|
uint8_t s_CSAwallace_cla8_csa5_csa_component_fa4_and0 = 0;
|
|
uint8_t s_CSAwallace_cla8_csa5_csa_component_fa5_xor0 = 0;
|
|
uint8_t s_CSAwallace_cla8_csa5_csa_component_fa5_and0 = 0;
|
|
uint8_t s_CSAwallace_cla8_csa5_csa_component_fa6_xor0 = 0;
|
|
uint8_t s_CSAwallace_cla8_csa5_csa_component_fa6_and0 = 0;
|
|
uint8_t s_CSAwallace_cla8_csa5_csa_component_fa7_xor0 = 0;
|
|
uint8_t s_CSAwallace_cla8_csa5_csa_component_fa7_and0 = 0;
|
|
uint8_t s_CSAwallace_cla8_csa5_csa_component_fa7_xor1 = 0;
|
|
uint8_t s_CSAwallace_cla8_csa5_csa_component_fa7_and1 = 0;
|
|
uint8_t s_CSAwallace_cla8_csa5_csa_component_fa7_or0 = 0;
|
|
uint8_t s_CSAwallace_cla8_csa5_csa_component_fa8_xor0 = 0;
|
|
uint8_t s_CSAwallace_cla8_csa5_csa_component_fa8_and0 = 0;
|
|
uint8_t s_CSAwallace_cla8_csa5_csa_component_fa8_xor1 = 0;
|
|
uint8_t s_CSAwallace_cla8_csa5_csa_component_fa8_and1 = 0;
|
|
uint8_t s_CSAwallace_cla8_csa5_csa_component_fa8_or0 = 0;
|
|
uint8_t s_CSAwallace_cla8_csa5_csa_component_fa9_xor0 = 0;
|
|
uint8_t s_CSAwallace_cla8_csa5_csa_component_fa9_and0 = 0;
|
|
uint8_t s_CSAwallace_cla8_csa5_csa_component_fa9_xor1 = 0;
|
|
uint8_t s_CSAwallace_cla8_csa5_csa_component_fa9_and1 = 0;
|
|
uint8_t s_CSAwallace_cla8_csa5_csa_component_fa9_or0 = 0;
|
|
uint8_t s_CSAwallace_cla8_csa5_csa_component_fa10_xor0 = 0;
|
|
uint8_t s_CSAwallace_cla8_csa5_csa_component_fa10_and0 = 0;
|
|
uint8_t s_CSAwallace_cla8_csa5_csa_component_fa10_xor1 = 0;
|
|
uint8_t s_CSAwallace_cla8_csa5_csa_component_fa10_and1 = 0;
|
|
uint8_t s_CSAwallace_cla8_csa5_csa_component_fa10_or0 = 0;
|
|
uint8_t s_CSAwallace_cla8_csa5_csa_component_fa11_xor0 = 0;
|
|
uint8_t s_CSAwallace_cla8_csa5_csa_component_fa11_and0 = 0;
|
|
uint8_t s_CSAwallace_cla8_csa5_csa_component_fa11_xor1 = 0;
|
|
uint8_t s_CSAwallace_cla8_csa5_csa_component_fa11_and1 = 0;
|
|
uint8_t s_CSAwallace_cla8_csa5_csa_component_fa11_or0 = 0;
|
|
uint8_t s_CSAwallace_cla8_csa5_csa_component_fa12_xor0 = 0;
|
|
uint8_t s_CSAwallace_cla8_csa5_csa_component_fa12_and0 = 0;
|
|
uint8_t s_CSAwallace_cla8_csa5_csa_component_fa12_xor1 = 0;
|
|
uint8_t s_CSAwallace_cla8_csa5_csa_component_fa12_and1 = 0;
|
|
uint8_t s_CSAwallace_cla8_csa5_csa_component_fa12_or0 = 0;
|
|
uint8_t s_CSAwallace_cla8_csa5_csa_component_fa13_xor0 = 0;
|
|
uint8_t s_CSAwallace_cla8_csa5_csa_component_fa13_and0 = 0;
|
|
uint8_t s_CSAwallace_cla8_csa5_csa_component_fa13_xor1 = 0;
|
|
uint8_t s_CSAwallace_cla8_csa5_csa_component_fa13_and1 = 0;
|
|
uint8_t s_CSAwallace_cla8_csa5_csa_component_fa13_or0 = 0;
|
|
uint8_t s_CSAwallace_cla8_csa5_csa_component_fa14_xor0 = 0;
|
|
uint8_t s_CSAwallace_cla8_csa5_csa_component_fa14_xor1 = 0;
|
|
uint8_t s_CSAwallace_cla8_csa5_csa_component_fa14_and1 = 0;
|
|
uint8_t s_CSAwallace_cla8_csa5_csa_component_fa14_or0 = 0;
|
|
uint8_t s_CSAwallace_cla8_u_cla16_and0 = 0;
|
|
uint8_t s_CSAwallace_cla8_u_cla16_and1 = 0;
|
|
uint8_t s_CSAwallace_cla8_u_cla16_and2 = 0;
|
|
uint8_t s_CSAwallace_cla8_u_cla16_pg_logic5_or0 = 0;
|
|
uint8_t s_CSAwallace_cla8_u_cla16_pg_logic5_and0 = 0;
|
|
uint8_t s_CSAwallace_cla8_u_cla16_pg_logic5_xor0 = 0;
|
|
uint8_t s_CSAwallace_cla8_u_cla16_pg_logic6_or0 = 0;
|
|
uint8_t s_CSAwallace_cla8_u_cla16_pg_logic6_and0 = 0;
|
|
uint8_t s_CSAwallace_cla8_u_cla16_pg_logic6_xor0 = 0;
|
|
uint8_t s_CSAwallace_cla8_u_cla16_xor6 = 0;
|
|
uint8_t s_CSAwallace_cla8_u_cla16_and3 = 0;
|
|
uint8_t s_CSAwallace_cla8_u_cla16_and4 = 0;
|
|
uint8_t s_CSAwallace_cla8_u_cla16_or0 = 0;
|
|
uint8_t s_CSAwallace_cla8_u_cla16_pg_logic7_or0 = 0;
|
|
uint8_t s_CSAwallace_cla8_u_cla16_pg_logic7_and0 = 0;
|
|
uint8_t s_CSAwallace_cla8_u_cla16_pg_logic7_xor0 = 0;
|
|
uint8_t s_CSAwallace_cla8_u_cla16_xor7 = 0;
|
|
uint8_t s_CSAwallace_cla8_u_cla16_and5 = 0;
|
|
uint8_t s_CSAwallace_cla8_u_cla16_and6 = 0;
|
|
uint8_t s_CSAwallace_cla8_u_cla16_and7 = 0;
|
|
uint8_t s_CSAwallace_cla8_u_cla16_and8 = 0;
|
|
uint8_t s_CSAwallace_cla8_u_cla16_and9 = 0;
|
|
uint8_t s_CSAwallace_cla8_u_cla16_or1 = 0;
|
|
uint8_t s_CSAwallace_cla8_u_cla16_or2 = 0;
|
|
uint8_t s_CSAwallace_cla8_u_cla16_pg_logic8_or0 = 0;
|
|
uint8_t s_CSAwallace_cla8_u_cla16_pg_logic8_and0 = 0;
|
|
uint8_t s_CSAwallace_cla8_u_cla16_pg_logic8_xor0 = 0;
|
|
uint8_t s_CSAwallace_cla8_u_cla16_xor8 = 0;
|
|
uint8_t s_CSAwallace_cla8_u_cla16_and10 = 0;
|
|
uint8_t s_CSAwallace_cla8_u_cla16_or3 = 0;
|
|
uint8_t s_CSAwallace_cla8_u_cla16_pg_logic9_or0 = 0;
|
|
uint8_t s_CSAwallace_cla8_u_cla16_pg_logic9_and0 = 0;
|
|
uint8_t s_CSAwallace_cla8_u_cla16_pg_logic9_xor0 = 0;
|
|
uint8_t s_CSAwallace_cla8_u_cla16_xor9 = 0;
|
|
uint8_t s_CSAwallace_cla8_u_cla16_and11 = 0;
|
|
uint8_t s_CSAwallace_cla8_u_cla16_and12 = 0;
|
|
uint8_t s_CSAwallace_cla8_u_cla16_and13 = 0;
|
|
uint8_t s_CSAwallace_cla8_u_cla16_or4 = 0;
|
|
uint8_t s_CSAwallace_cla8_u_cla16_or5 = 0;
|
|
uint8_t s_CSAwallace_cla8_u_cla16_pg_logic10_or0 = 0;
|
|
uint8_t s_CSAwallace_cla8_u_cla16_pg_logic10_and0 = 0;
|
|
uint8_t s_CSAwallace_cla8_u_cla16_pg_logic10_xor0 = 0;
|
|
uint8_t s_CSAwallace_cla8_u_cla16_xor10 = 0;
|
|
uint8_t s_CSAwallace_cla8_u_cla16_and14 = 0;
|
|
uint8_t s_CSAwallace_cla8_u_cla16_and15 = 0;
|
|
uint8_t s_CSAwallace_cla8_u_cla16_and16 = 0;
|
|
uint8_t s_CSAwallace_cla8_u_cla16_and17 = 0;
|
|
uint8_t s_CSAwallace_cla8_u_cla16_and18 = 0;
|
|
uint8_t s_CSAwallace_cla8_u_cla16_and19 = 0;
|
|
uint8_t s_CSAwallace_cla8_u_cla16_or6 = 0;
|
|
uint8_t s_CSAwallace_cla8_u_cla16_or7 = 0;
|
|
uint8_t s_CSAwallace_cla8_u_cla16_or8 = 0;
|
|
uint8_t s_CSAwallace_cla8_u_cla16_pg_logic11_or0 = 0;
|
|
uint8_t s_CSAwallace_cla8_u_cla16_pg_logic11_and0 = 0;
|
|
uint8_t s_CSAwallace_cla8_u_cla16_pg_logic11_xor0 = 0;
|
|
uint8_t s_CSAwallace_cla8_u_cla16_xor11 = 0;
|
|
uint8_t s_CSAwallace_cla8_u_cla16_and20 = 0;
|
|
uint8_t s_CSAwallace_cla8_u_cla16_and21 = 0;
|
|
uint8_t s_CSAwallace_cla8_u_cla16_and22 = 0;
|
|
uint8_t s_CSAwallace_cla8_u_cla16_and23 = 0;
|
|
uint8_t s_CSAwallace_cla8_u_cla16_and24 = 0;
|
|
uint8_t s_CSAwallace_cla8_u_cla16_and25 = 0;
|
|
uint8_t s_CSAwallace_cla8_u_cla16_and26 = 0;
|
|
uint8_t s_CSAwallace_cla8_u_cla16_and27 = 0;
|
|
uint8_t s_CSAwallace_cla8_u_cla16_and28 = 0;
|
|
uint8_t s_CSAwallace_cla8_u_cla16_and29 = 0;
|
|
uint8_t s_CSAwallace_cla8_u_cla16_or9 = 0;
|
|
uint8_t s_CSAwallace_cla8_u_cla16_or10 = 0;
|
|
uint8_t s_CSAwallace_cla8_u_cla16_or11 = 0;
|
|
uint8_t s_CSAwallace_cla8_u_cla16_or12 = 0;
|
|
uint8_t s_CSAwallace_cla8_u_cla16_pg_logic12_or0 = 0;
|
|
uint8_t s_CSAwallace_cla8_u_cla16_pg_logic12_and0 = 0;
|
|
uint8_t s_CSAwallace_cla8_u_cla16_pg_logic12_xor0 = 0;
|
|
uint8_t s_CSAwallace_cla8_u_cla16_xor12 = 0;
|
|
uint8_t s_CSAwallace_cla8_u_cla16_and30 = 0;
|
|
uint8_t s_CSAwallace_cla8_u_cla16_or13 = 0;
|
|
uint8_t s_CSAwallace_cla8_u_cla16_pg_logic13_or0 = 0;
|
|
uint8_t s_CSAwallace_cla8_u_cla16_pg_logic13_and0 = 0;
|
|
uint8_t s_CSAwallace_cla8_u_cla16_pg_logic13_xor0 = 0;
|
|
uint8_t s_CSAwallace_cla8_u_cla16_xor13 = 0;
|
|
uint8_t s_CSAwallace_cla8_u_cla16_and31 = 0;
|
|
uint8_t s_CSAwallace_cla8_u_cla16_and32 = 0;
|
|
uint8_t s_CSAwallace_cla8_u_cla16_and33 = 0;
|
|
uint8_t s_CSAwallace_cla8_u_cla16_or14 = 0;
|
|
uint8_t s_CSAwallace_cla8_u_cla16_or15 = 0;
|
|
uint8_t s_CSAwallace_cla8_u_cla16_pg_logic14_or0 = 0;
|
|
uint8_t s_CSAwallace_cla8_u_cla16_pg_logic14_and0 = 0;
|
|
uint8_t s_CSAwallace_cla8_u_cla16_pg_logic14_xor0 = 0;
|
|
uint8_t s_CSAwallace_cla8_u_cla16_xor14 = 0;
|
|
uint8_t s_CSAwallace_cla8_u_cla16_and34 = 0;
|
|
uint8_t s_CSAwallace_cla8_u_cla16_and35 = 0;
|
|
uint8_t s_CSAwallace_cla8_u_cla16_and36 = 0;
|
|
uint8_t s_CSAwallace_cla8_u_cla16_and37 = 0;
|
|
uint8_t s_CSAwallace_cla8_u_cla16_and38 = 0;
|
|
uint8_t s_CSAwallace_cla8_u_cla16_and39 = 0;
|
|
uint8_t s_CSAwallace_cla8_u_cla16_or16 = 0;
|
|
uint8_t s_CSAwallace_cla8_u_cla16_or17 = 0;
|
|
uint8_t s_CSAwallace_cla8_u_cla16_or18 = 0;
|
|
uint8_t s_CSAwallace_cla8_u_cla16_pg_logic15_xor0 = 0;
|
|
uint8_t s_CSAwallace_cla8_u_cla16_xor15 = 0;
|
|
uint8_t s_CSAwallace_cla8_u_cla16_and40 = 0;
|
|
uint8_t s_CSAwallace_cla8_u_cla16_and41 = 0;
|
|
uint8_t s_CSAwallace_cla8_u_cla16_and42 = 0;
|
|
uint8_t s_CSAwallace_cla8_u_cla16_and43 = 0;
|
|
uint8_t s_CSAwallace_cla8_u_cla16_and44 = 0;
|
|
uint8_t s_CSAwallace_cla8_u_cla16_and45 = 0;
|
|
uint8_t s_CSAwallace_cla8_u_cla16_or19 = 0;
|
|
uint8_t s_CSAwallace_cla8_u_cla16_or20 = 0;
|
|
uint8_t s_CSAwallace_cla8_u_cla16_or21 = 0;
|
|
uint8_t s_CSAwallace_cla8_u_cla16_or22 = 0;
|
|
uint8_t s_CSAwallace_cla8_xor0 = 0;
|
|
|
|
s_CSAwallace_cla8_and_0_0 = ((a >> 0) & 0x01) & ((b >> 0) & 0x01);
|
|
s_CSAwallace_cla8_and_1_0 = ((a >> 1) & 0x01) & ((b >> 0) & 0x01);
|
|
s_CSAwallace_cla8_and_2_0 = ((a >> 2) & 0x01) & ((b >> 0) & 0x01);
|
|
s_CSAwallace_cla8_and_3_0 = ((a >> 3) & 0x01) & ((b >> 0) & 0x01);
|
|
s_CSAwallace_cla8_and_4_0 = ((a >> 4) & 0x01) & ((b >> 0) & 0x01);
|
|
s_CSAwallace_cla8_and_5_0 = ((a >> 5) & 0x01) & ((b >> 0) & 0x01);
|
|
s_CSAwallace_cla8_and_6_0 = ((a >> 6) & 0x01) & ((b >> 0) & 0x01);
|
|
s_CSAwallace_cla8_nand_7_0 = ~(((a >> 7) & 0x01) & ((b >> 0) & 0x01)) & 0x01;
|
|
s_CSAwallace_cla8_and_0_1 = ((a >> 0) & 0x01) & ((b >> 1) & 0x01);
|
|
s_CSAwallace_cla8_and_1_1 = ((a >> 1) & 0x01) & ((b >> 1) & 0x01);
|
|
s_CSAwallace_cla8_and_2_1 = ((a >> 2) & 0x01) & ((b >> 1) & 0x01);
|
|
s_CSAwallace_cla8_and_3_1 = ((a >> 3) & 0x01) & ((b >> 1) & 0x01);
|
|
s_CSAwallace_cla8_and_4_1 = ((a >> 4) & 0x01) & ((b >> 1) & 0x01);
|
|
s_CSAwallace_cla8_and_5_1 = ((a >> 5) & 0x01) & ((b >> 1) & 0x01);
|
|
s_CSAwallace_cla8_and_6_1 = ((a >> 6) & 0x01) & ((b >> 1) & 0x01);
|
|
s_CSAwallace_cla8_nand_7_1 = ~(((a >> 7) & 0x01) & ((b >> 1) & 0x01)) & 0x01;
|
|
s_CSAwallace_cla8_and_0_2 = ((a >> 0) & 0x01) & ((b >> 2) & 0x01);
|
|
s_CSAwallace_cla8_and_1_2 = ((a >> 1) & 0x01) & ((b >> 2) & 0x01);
|
|
s_CSAwallace_cla8_and_2_2 = ((a >> 2) & 0x01) & ((b >> 2) & 0x01);
|
|
s_CSAwallace_cla8_and_3_2 = ((a >> 3) & 0x01) & ((b >> 2) & 0x01);
|
|
s_CSAwallace_cla8_and_4_2 = ((a >> 4) & 0x01) & ((b >> 2) & 0x01);
|
|
s_CSAwallace_cla8_and_5_2 = ((a >> 5) & 0x01) & ((b >> 2) & 0x01);
|
|
s_CSAwallace_cla8_and_6_2 = ((a >> 6) & 0x01) & ((b >> 2) & 0x01);
|
|
s_CSAwallace_cla8_nand_7_2 = ~(((a >> 7) & 0x01) & ((b >> 2) & 0x01)) & 0x01;
|
|
s_CSAwallace_cla8_and_0_3 = ((a >> 0) & 0x01) & ((b >> 3) & 0x01);
|
|
s_CSAwallace_cla8_and_1_3 = ((a >> 1) & 0x01) & ((b >> 3) & 0x01);
|
|
s_CSAwallace_cla8_and_2_3 = ((a >> 2) & 0x01) & ((b >> 3) & 0x01);
|
|
s_CSAwallace_cla8_and_3_3 = ((a >> 3) & 0x01) & ((b >> 3) & 0x01);
|
|
s_CSAwallace_cla8_and_4_3 = ((a >> 4) & 0x01) & ((b >> 3) & 0x01);
|
|
s_CSAwallace_cla8_and_5_3 = ((a >> 5) & 0x01) & ((b >> 3) & 0x01);
|
|
s_CSAwallace_cla8_and_6_3 = ((a >> 6) & 0x01) & ((b >> 3) & 0x01);
|
|
s_CSAwallace_cla8_nand_7_3 = ~(((a >> 7) & 0x01) & ((b >> 3) & 0x01)) & 0x01;
|
|
s_CSAwallace_cla8_and_0_4 = ((a >> 0) & 0x01) & ((b >> 4) & 0x01);
|
|
s_CSAwallace_cla8_and_1_4 = ((a >> 1) & 0x01) & ((b >> 4) & 0x01);
|
|
s_CSAwallace_cla8_and_2_4 = ((a >> 2) & 0x01) & ((b >> 4) & 0x01);
|
|
s_CSAwallace_cla8_and_3_4 = ((a >> 3) & 0x01) & ((b >> 4) & 0x01);
|
|
s_CSAwallace_cla8_and_4_4 = ((a >> 4) & 0x01) & ((b >> 4) & 0x01);
|
|
s_CSAwallace_cla8_and_5_4 = ((a >> 5) & 0x01) & ((b >> 4) & 0x01);
|
|
s_CSAwallace_cla8_and_6_4 = ((a >> 6) & 0x01) & ((b >> 4) & 0x01);
|
|
s_CSAwallace_cla8_nand_7_4 = ~(((a >> 7) & 0x01) & ((b >> 4) & 0x01)) & 0x01;
|
|
s_CSAwallace_cla8_and_0_5 = ((a >> 0) & 0x01) & ((b >> 5) & 0x01);
|
|
s_CSAwallace_cla8_and_1_5 = ((a >> 1) & 0x01) & ((b >> 5) & 0x01);
|
|
s_CSAwallace_cla8_and_2_5 = ((a >> 2) & 0x01) & ((b >> 5) & 0x01);
|
|
s_CSAwallace_cla8_and_3_5 = ((a >> 3) & 0x01) & ((b >> 5) & 0x01);
|
|
s_CSAwallace_cla8_and_4_5 = ((a >> 4) & 0x01) & ((b >> 5) & 0x01);
|
|
s_CSAwallace_cla8_and_5_5 = ((a >> 5) & 0x01) & ((b >> 5) & 0x01);
|
|
s_CSAwallace_cla8_and_6_5 = ((a >> 6) & 0x01) & ((b >> 5) & 0x01);
|
|
s_CSAwallace_cla8_nand_7_5 = ~(((a >> 7) & 0x01) & ((b >> 5) & 0x01)) & 0x01;
|
|
s_CSAwallace_cla8_and_0_6 = ((a >> 0) & 0x01) & ((b >> 6) & 0x01);
|
|
s_CSAwallace_cla8_and_1_6 = ((a >> 1) & 0x01) & ((b >> 6) & 0x01);
|
|
s_CSAwallace_cla8_and_2_6 = ((a >> 2) & 0x01) & ((b >> 6) & 0x01);
|
|
s_CSAwallace_cla8_and_3_6 = ((a >> 3) & 0x01) & ((b >> 6) & 0x01);
|
|
s_CSAwallace_cla8_and_4_6 = ((a >> 4) & 0x01) & ((b >> 6) & 0x01);
|
|
s_CSAwallace_cla8_and_5_6 = ((a >> 5) & 0x01) & ((b >> 6) & 0x01);
|
|
s_CSAwallace_cla8_and_6_6 = ((a >> 6) & 0x01) & ((b >> 6) & 0x01);
|
|
s_CSAwallace_cla8_nand_7_6 = ~(((a >> 7) & 0x01) & ((b >> 6) & 0x01)) & 0x01;
|
|
s_CSAwallace_cla8_nand_0_7 = ~(((a >> 0) & 0x01) & ((b >> 7) & 0x01)) & 0x01;
|
|
s_CSAwallace_cla8_nand_1_7 = ~(((a >> 1) & 0x01) & ((b >> 7) & 0x01)) & 0x01;
|
|
s_CSAwallace_cla8_nand_2_7 = ~(((a >> 2) & 0x01) & ((b >> 7) & 0x01)) & 0x01;
|
|
s_CSAwallace_cla8_nand_3_7 = ~(((a >> 3) & 0x01) & ((b >> 7) & 0x01)) & 0x01;
|
|
s_CSAwallace_cla8_nand_4_7 = ~(((a >> 4) & 0x01) & ((b >> 7) & 0x01)) & 0x01;
|
|
s_CSAwallace_cla8_nand_5_7 = ~(((a >> 5) & 0x01) & ((b >> 7) & 0x01)) & 0x01;
|
|
s_CSAwallace_cla8_nand_6_7 = ~(((a >> 6) & 0x01) & ((b >> 7) & 0x01)) & 0x01;
|
|
s_CSAwallace_cla8_and_7_7 = ((a >> 7) & 0x01) & ((b >> 7) & 0x01);
|
|
s_CSAwallace_cla8_csa0_csa_component_fa1_xor0 = ((s_CSAwallace_cla8_and_1_0 >> 0) & 0x01) ^ ((s_CSAwallace_cla8_and_0_1 >> 0) & 0x01);
|
|
s_CSAwallace_cla8_csa0_csa_component_fa1_and0 = ((s_CSAwallace_cla8_and_1_0 >> 0) & 0x01) & ((s_CSAwallace_cla8_and_0_1 >> 0) & 0x01);
|
|
s_CSAwallace_cla8_csa0_csa_component_fa2_xor0 = ((s_CSAwallace_cla8_and_2_0 >> 0) & 0x01) ^ ((s_CSAwallace_cla8_and_1_1 >> 0) & 0x01);
|
|
s_CSAwallace_cla8_csa0_csa_component_fa2_and0 = ((s_CSAwallace_cla8_and_2_0 >> 0) & 0x01) & ((s_CSAwallace_cla8_and_1_1 >> 0) & 0x01);
|
|
s_CSAwallace_cla8_csa0_csa_component_fa2_xor1 = ((s_CSAwallace_cla8_csa0_csa_component_fa2_xor0 >> 0) & 0x01) ^ ((s_CSAwallace_cla8_and_0_2 >> 0) & 0x01);
|
|
s_CSAwallace_cla8_csa0_csa_component_fa2_and1 = ((s_CSAwallace_cla8_csa0_csa_component_fa2_xor0 >> 0) & 0x01) & ((s_CSAwallace_cla8_and_0_2 >> 0) & 0x01);
|
|
s_CSAwallace_cla8_csa0_csa_component_fa2_or0 = ((s_CSAwallace_cla8_csa0_csa_component_fa2_and0 >> 0) & 0x01) | ((s_CSAwallace_cla8_csa0_csa_component_fa2_and1 >> 0) & 0x01);
|
|
s_CSAwallace_cla8_csa0_csa_component_fa3_xor0 = ((s_CSAwallace_cla8_and_3_0 >> 0) & 0x01) ^ ((s_CSAwallace_cla8_and_2_1 >> 0) & 0x01);
|
|
s_CSAwallace_cla8_csa0_csa_component_fa3_and0 = ((s_CSAwallace_cla8_and_3_0 >> 0) & 0x01) & ((s_CSAwallace_cla8_and_2_1 >> 0) & 0x01);
|
|
s_CSAwallace_cla8_csa0_csa_component_fa3_xor1 = ((s_CSAwallace_cla8_csa0_csa_component_fa3_xor0 >> 0) & 0x01) ^ ((s_CSAwallace_cla8_and_1_2 >> 0) & 0x01);
|
|
s_CSAwallace_cla8_csa0_csa_component_fa3_and1 = ((s_CSAwallace_cla8_csa0_csa_component_fa3_xor0 >> 0) & 0x01) & ((s_CSAwallace_cla8_and_1_2 >> 0) & 0x01);
|
|
s_CSAwallace_cla8_csa0_csa_component_fa3_or0 = ((s_CSAwallace_cla8_csa0_csa_component_fa3_and0 >> 0) & 0x01) | ((s_CSAwallace_cla8_csa0_csa_component_fa3_and1 >> 0) & 0x01);
|
|
s_CSAwallace_cla8_csa0_csa_component_fa4_xor0 = ((s_CSAwallace_cla8_and_4_0 >> 0) & 0x01) ^ ((s_CSAwallace_cla8_and_3_1 >> 0) & 0x01);
|
|
s_CSAwallace_cla8_csa0_csa_component_fa4_and0 = ((s_CSAwallace_cla8_and_4_0 >> 0) & 0x01) & ((s_CSAwallace_cla8_and_3_1 >> 0) & 0x01);
|
|
s_CSAwallace_cla8_csa0_csa_component_fa4_xor1 = ((s_CSAwallace_cla8_csa0_csa_component_fa4_xor0 >> 0) & 0x01) ^ ((s_CSAwallace_cla8_and_2_2 >> 0) & 0x01);
|
|
s_CSAwallace_cla8_csa0_csa_component_fa4_and1 = ((s_CSAwallace_cla8_csa0_csa_component_fa4_xor0 >> 0) & 0x01) & ((s_CSAwallace_cla8_and_2_2 >> 0) & 0x01);
|
|
s_CSAwallace_cla8_csa0_csa_component_fa4_or0 = ((s_CSAwallace_cla8_csa0_csa_component_fa4_and0 >> 0) & 0x01) | ((s_CSAwallace_cla8_csa0_csa_component_fa4_and1 >> 0) & 0x01);
|
|
s_CSAwallace_cla8_csa0_csa_component_fa5_xor0 = ((s_CSAwallace_cla8_and_5_0 >> 0) & 0x01) ^ ((s_CSAwallace_cla8_and_4_1 >> 0) & 0x01);
|
|
s_CSAwallace_cla8_csa0_csa_component_fa5_and0 = ((s_CSAwallace_cla8_and_5_0 >> 0) & 0x01) & ((s_CSAwallace_cla8_and_4_1 >> 0) & 0x01);
|
|
s_CSAwallace_cla8_csa0_csa_component_fa5_xor1 = ((s_CSAwallace_cla8_csa0_csa_component_fa5_xor0 >> 0) & 0x01) ^ ((s_CSAwallace_cla8_and_3_2 >> 0) & 0x01);
|
|
s_CSAwallace_cla8_csa0_csa_component_fa5_and1 = ((s_CSAwallace_cla8_csa0_csa_component_fa5_xor0 >> 0) & 0x01) & ((s_CSAwallace_cla8_and_3_2 >> 0) & 0x01);
|
|
s_CSAwallace_cla8_csa0_csa_component_fa5_or0 = ((s_CSAwallace_cla8_csa0_csa_component_fa5_and0 >> 0) & 0x01) | ((s_CSAwallace_cla8_csa0_csa_component_fa5_and1 >> 0) & 0x01);
|
|
s_CSAwallace_cla8_csa0_csa_component_fa6_xor0 = ((s_CSAwallace_cla8_and_6_0 >> 0) & 0x01) ^ ((s_CSAwallace_cla8_and_5_1 >> 0) & 0x01);
|
|
s_CSAwallace_cla8_csa0_csa_component_fa6_and0 = ((s_CSAwallace_cla8_and_6_0 >> 0) & 0x01) & ((s_CSAwallace_cla8_and_5_1 >> 0) & 0x01);
|
|
s_CSAwallace_cla8_csa0_csa_component_fa6_xor1 = ((s_CSAwallace_cla8_csa0_csa_component_fa6_xor0 >> 0) & 0x01) ^ ((s_CSAwallace_cla8_and_4_2 >> 0) & 0x01);
|
|
s_CSAwallace_cla8_csa0_csa_component_fa6_and1 = ((s_CSAwallace_cla8_csa0_csa_component_fa6_xor0 >> 0) & 0x01) & ((s_CSAwallace_cla8_and_4_2 >> 0) & 0x01);
|
|
s_CSAwallace_cla8_csa0_csa_component_fa6_or0 = ((s_CSAwallace_cla8_csa0_csa_component_fa6_and0 >> 0) & 0x01) | ((s_CSAwallace_cla8_csa0_csa_component_fa6_and1 >> 0) & 0x01);
|
|
s_CSAwallace_cla8_csa0_csa_component_fa7_xor0 = ((s_CSAwallace_cla8_nand_7_0 >> 0) & 0x01) ^ ((s_CSAwallace_cla8_and_6_1 >> 0) & 0x01);
|
|
s_CSAwallace_cla8_csa0_csa_component_fa7_and0 = ((s_CSAwallace_cla8_nand_7_0 >> 0) & 0x01) & ((s_CSAwallace_cla8_and_6_1 >> 0) & 0x01);
|
|
s_CSAwallace_cla8_csa0_csa_component_fa7_xor1 = ((s_CSAwallace_cla8_csa0_csa_component_fa7_xor0 >> 0) & 0x01) ^ ((s_CSAwallace_cla8_and_5_2 >> 0) & 0x01);
|
|
s_CSAwallace_cla8_csa0_csa_component_fa7_and1 = ((s_CSAwallace_cla8_csa0_csa_component_fa7_xor0 >> 0) & 0x01) & ((s_CSAwallace_cla8_and_5_2 >> 0) & 0x01);
|
|
s_CSAwallace_cla8_csa0_csa_component_fa7_or0 = ((s_CSAwallace_cla8_csa0_csa_component_fa7_and0 >> 0) & 0x01) | ((s_CSAwallace_cla8_csa0_csa_component_fa7_and1 >> 0) & 0x01);
|
|
s_CSAwallace_cla8_csa0_csa_component_fa8_xor0 = ~(((s_CSAwallace_cla8_nand_7_1 >> 0) & 0x01)) & 0x01;
|
|
s_CSAwallace_cla8_csa0_csa_component_fa8_xor1 = ((s_CSAwallace_cla8_csa0_csa_component_fa8_xor0 >> 0) & 0x01) ^ ((s_CSAwallace_cla8_and_6_2 >> 0) & 0x01);
|
|
s_CSAwallace_cla8_csa0_csa_component_fa8_and1 = ((s_CSAwallace_cla8_csa0_csa_component_fa8_xor0 >> 0) & 0x01) & ((s_CSAwallace_cla8_and_6_2 >> 0) & 0x01);
|
|
s_CSAwallace_cla8_csa0_csa_component_fa8_or0 = ((s_CSAwallace_cla8_nand_7_1 >> 0) & 0x01) | ((s_CSAwallace_cla8_csa0_csa_component_fa8_and1 >> 0) & 0x01);
|
|
s_CSAwallace_cla8_csa1_csa_component_fa4_xor0 = ((s_CSAwallace_cla8_and_1_3 >> 0) & 0x01) ^ ((s_CSAwallace_cla8_and_0_4 >> 0) & 0x01);
|
|
s_CSAwallace_cla8_csa1_csa_component_fa4_and0 = ((s_CSAwallace_cla8_and_1_3 >> 0) & 0x01) & ((s_CSAwallace_cla8_and_0_4 >> 0) & 0x01);
|
|
s_CSAwallace_cla8_csa1_csa_component_fa5_xor0 = ((s_CSAwallace_cla8_and_2_3 >> 0) & 0x01) ^ ((s_CSAwallace_cla8_and_1_4 >> 0) & 0x01);
|
|
s_CSAwallace_cla8_csa1_csa_component_fa5_and0 = ((s_CSAwallace_cla8_and_2_3 >> 0) & 0x01) & ((s_CSAwallace_cla8_and_1_4 >> 0) & 0x01);
|
|
s_CSAwallace_cla8_csa1_csa_component_fa5_xor1 = ((s_CSAwallace_cla8_csa1_csa_component_fa5_xor0 >> 0) & 0x01) ^ ((s_CSAwallace_cla8_and_0_5 >> 0) & 0x01);
|
|
s_CSAwallace_cla8_csa1_csa_component_fa5_and1 = ((s_CSAwallace_cla8_csa1_csa_component_fa5_xor0 >> 0) & 0x01) & ((s_CSAwallace_cla8_and_0_5 >> 0) & 0x01);
|
|
s_CSAwallace_cla8_csa1_csa_component_fa5_or0 = ((s_CSAwallace_cla8_csa1_csa_component_fa5_and0 >> 0) & 0x01) | ((s_CSAwallace_cla8_csa1_csa_component_fa5_and1 >> 0) & 0x01);
|
|
s_CSAwallace_cla8_csa1_csa_component_fa6_xor0 = ((s_CSAwallace_cla8_and_3_3 >> 0) & 0x01) ^ ((s_CSAwallace_cla8_and_2_4 >> 0) & 0x01);
|
|
s_CSAwallace_cla8_csa1_csa_component_fa6_and0 = ((s_CSAwallace_cla8_and_3_3 >> 0) & 0x01) & ((s_CSAwallace_cla8_and_2_4 >> 0) & 0x01);
|
|
s_CSAwallace_cla8_csa1_csa_component_fa6_xor1 = ((s_CSAwallace_cla8_csa1_csa_component_fa6_xor0 >> 0) & 0x01) ^ ((s_CSAwallace_cla8_and_1_5 >> 0) & 0x01);
|
|
s_CSAwallace_cla8_csa1_csa_component_fa6_and1 = ((s_CSAwallace_cla8_csa1_csa_component_fa6_xor0 >> 0) & 0x01) & ((s_CSAwallace_cla8_and_1_5 >> 0) & 0x01);
|
|
s_CSAwallace_cla8_csa1_csa_component_fa6_or0 = ((s_CSAwallace_cla8_csa1_csa_component_fa6_and0 >> 0) & 0x01) | ((s_CSAwallace_cla8_csa1_csa_component_fa6_and1 >> 0) & 0x01);
|
|
s_CSAwallace_cla8_csa1_csa_component_fa7_xor0 = ((s_CSAwallace_cla8_and_4_3 >> 0) & 0x01) ^ ((s_CSAwallace_cla8_and_3_4 >> 0) & 0x01);
|
|
s_CSAwallace_cla8_csa1_csa_component_fa7_and0 = ((s_CSAwallace_cla8_and_4_3 >> 0) & 0x01) & ((s_CSAwallace_cla8_and_3_4 >> 0) & 0x01);
|
|
s_CSAwallace_cla8_csa1_csa_component_fa7_xor1 = ((s_CSAwallace_cla8_csa1_csa_component_fa7_xor0 >> 0) & 0x01) ^ ((s_CSAwallace_cla8_and_2_5 >> 0) & 0x01);
|
|
s_CSAwallace_cla8_csa1_csa_component_fa7_and1 = ((s_CSAwallace_cla8_csa1_csa_component_fa7_xor0 >> 0) & 0x01) & ((s_CSAwallace_cla8_and_2_5 >> 0) & 0x01);
|
|
s_CSAwallace_cla8_csa1_csa_component_fa7_or0 = ((s_CSAwallace_cla8_csa1_csa_component_fa7_and0 >> 0) & 0x01) | ((s_CSAwallace_cla8_csa1_csa_component_fa7_and1 >> 0) & 0x01);
|
|
s_CSAwallace_cla8_csa1_csa_component_fa8_xor0 = ((s_CSAwallace_cla8_and_5_3 >> 0) & 0x01) ^ ((s_CSAwallace_cla8_and_4_4 >> 0) & 0x01);
|
|
s_CSAwallace_cla8_csa1_csa_component_fa8_and0 = ((s_CSAwallace_cla8_and_5_3 >> 0) & 0x01) & ((s_CSAwallace_cla8_and_4_4 >> 0) & 0x01);
|
|
s_CSAwallace_cla8_csa1_csa_component_fa8_xor1 = ((s_CSAwallace_cla8_csa1_csa_component_fa8_xor0 >> 0) & 0x01) ^ ((s_CSAwallace_cla8_and_3_5 >> 0) & 0x01);
|
|
s_CSAwallace_cla8_csa1_csa_component_fa8_and1 = ((s_CSAwallace_cla8_csa1_csa_component_fa8_xor0 >> 0) & 0x01) & ((s_CSAwallace_cla8_and_3_5 >> 0) & 0x01);
|
|
s_CSAwallace_cla8_csa1_csa_component_fa8_or0 = ((s_CSAwallace_cla8_csa1_csa_component_fa8_and0 >> 0) & 0x01) | ((s_CSAwallace_cla8_csa1_csa_component_fa8_and1 >> 0) & 0x01);
|
|
s_CSAwallace_cla8_csa1_csa_component_fa9_xor0 = ((s_CSAwallace_cla8_and_6_3 >> 0) & 0x01) ^ ((s_CSAwallace_cla8_and_5_4 >> 0) & 0x01);
|
|
s_CSAwallace_cla8_csa1_csa_component_fa9_and0 = ((s_CSAwallace_cla8_and_6_3 >> 0) & 0x01) & ((s_CSAwallace_cla8_and_5_4 >> 0) & 0x01);
|
|
s_CSAwallace_cla8_csa1_csa_component_fa9_xor1 = ((s_CSAwallace_cla8_csa1_csa_component_fa9_xor0 >> 0) & 0x01) ^ ((s_CSAwallace_cla8_and_4_5 >> 0) & 0x01);
|
|
s_CSAwallace_cla8_csa1_csa_component_fa9_and1 = ((s_CSAwallace_cla8_csa1_csa_component_fa9_xor0 >> 0) & 0x01) & ((s_CSAwallace_cla8_and_4_5 >> 0) & 0x01);
|
|
s_CSAwallace_cla8_csa1_csa_component_fa9_or0 = ((s_CSAwallace_cla8_csa1_csa_component_fa9_and0 >> 0) & 0x01) | ((s_CSAwallace_cla8_csa1_csa_component_fa9_and1 >> 0) & 0x01);
|
|
s_CSAwallace_cla8_csa1_csa_component_fa10_xor0 = ((s_CSAwallace_cla8_nand_7_3 >> 0) & 0x01) ^ ((s_CSAwallace_cla8_and_6_4 >> 0) & 0x01);
|
|
s_CSAwallace_cla8_csa1_csa_component_fa10_and0 = ((s_CSAwallace_cla8_nand_7_3 >> 0) & 0x01) & ((s_CSAwallace_cla8_and_6_4 >> 0) & 0x01);
|
|
s_CSAwallace_cla8_csa1_csa_component_fa10_xor1 = ((s_CSAwallace_cla8_csa1_csa_component_fa10_xor0 >> 0) & 0x01) ^ ((s_CSAwallace_cla8_and_5_5 >> 0) & 0x01);
|
|
s_CSAwallace_cla8_csa1_csa_component_fa10_and1 = ((s_CSAwallace_cla8_csa1_csa_component_fa10_xor0 >> 0) & 0x01) & ((s_CSAwallace_cla8_and_5_5 >> 0) & 0x01);
|
|
s_CSAwallace_cla8_csa1_csa_component_fa10_or0 = ((s_CSAwallace_cla8_csa1_csa_component_fa10_and0 >> 0) & 0x01) | ((s_CSAwallace_cla8_csa1_csa_component_fa10_and1 >> 0) & 0x01);
|
|
s_CSAwallace_cla8_csa1_csa_component_fa11_xor0 = ~(((s_CSAwallace_cla8_nand_7_4 >> 0) & 0x01)) & 0x01;
|
|
s_CSAwallace_cla8_csa1_csa_component_fa11_xor1 = ((s_CSAwallace_cla8_csa1_csa_component_fa11_xor0 >> 0) & 0x01) ^ ((s_CSAwallace_cla8_and_6_5 >> 0) & 0x01);
|
|
s_CSAwallace_cla8_csa1_csa_component_fa11_and1 = ((s_CSAwallace_cla8_csa1_csa_component_fa11_xor0 >> 0) & 0x01) & ((s_CSAwallace_cla8_and_6_5 >> 0) & 0x01);
|
|
s_CSAwallace_cla8_csa1_csa_component_fa11_or0 = ((s_CSAwallace_cla8_nand_7_4 >> 0) & 0x01) | ((s_CSAwallace_cla8_csa1_csa_component_fa11_and1 >> 0) & 0x01);
|
|
s_CSAwallace_cla8_csa2_csa_component_fa2_xor0 = ((s_CSAwallace_cla8_csa0_csa_component_fa2_xor1 >> 0) & 0x01) ^ ((s_CSAwallace_cla8_csa0_csa_component_fa1_and0 >> 0) & 0x01);
|
|
s_CSAwallace_cla8_csa2_csa_component_fa2_and0 = ((s_CSAwallace_cla8_csa0_csa_component_fa2_xor1 >> 0) & 0x01) & ((s_CSAwallace_cla8_csa0_csa_component_fa1_and0 >> 0) & 0x01);
|
|
s_CSAwallace_cla8_csa2_csa_component_fa3_xor0 = ((s_CSAwallace_cla8_csa0_csa_component_fa3_xor1 >> 0) & 0x01) ^ ((s_CSAwallace_cla8_csa0_csa_component_fa2_or0 >> 0) & 0x01);
|
|
s_CSAwallace_cla8_csa2_csa_component_fa3_and0 = ((s_CSAwallace_cla8_csa0_csa_component_fa3_xor1 >> 0) & 0x01) & ((s_CSAwallace_cla8_csa0_csa_component_fa2_or0 >> 0) & 0x01);
|
|
s_CSAwallace_cla8_csa2_csa_component_fa3_xor1 = ((s_CSAwallace_cla8_csa2_csa_component_fa3_xor0 >> 0) & 0x01) ^ ((s_CSAwallace_cla8_and_0_3 >> 0) & 0x01);
|
|
s_CSAwallace_cla8_csa2_csa_component_fa3_and1 = ((s_CSAwallace_cla8_csa2_csa_component_fa3_xor0 >> 0) & 0x01) & ((s_CSAwallace_cla8_and_0_3 >> 0) & 0x01);
|
|
s_CSAwallace_cla8_csa2_csa_component_fa3_or0 = ((s_CSAwallace_cla8_csa2_csa_component_fa3_and0 >> 0) & 0x01) | ((s_CSAwallace_cla8_csa2_csa_component_fa3_and1 >> 0) & 0x01);
|
|
s_CSAwallace_cla8_csa2_csa_component_fa4_xor0 = ((s_CSAwallace_cla8_csa0_csa_component_fa4_xor1 >> 0) & 0x01) ^ ((s_CSAwallace_cla8_csa0_csa_component_fa3_or0 >> 0) & 0x01);
|
|
s_CSAwallace_cla8_csa2_csa_component_fa4_and0 = ((s_CSAwallace_cla8_csa0_csa_component_fa4_xor1 >> 0) & 0x01) & ((s_CSAwallace_cla8_csa0_csa_component_fa3_or0 >> 0) & 0x01);
|
|
s_CSAwallace_cla8_csa2_csa_component_fa4_xor1 = ((s_CSAwallace_cla8_csa2_csa_component_fa4_xor0 >> 0) & 0x01) ^ ((s_CSAwallace_cla8_csa1_csa_component_fa4_xor0 >> 0) & 0x01);
|
|
s_CSAwallace_cla8_csa2_csa_component_fa4_and1 = ((s_CSAwallace_cla8_csa2_csa_component_fa4_xor0 >> 0) & 0x01) & ((s_CSAwallace_cla8_csa1_csa_component_fa4_xor0 >> 0) & 0x01);
|
|
s_CSAwallace_cla8_csa2_csa_component_fa4_or0 = ((s_CSAwallace_cla8_csa2_csa_component_fa4_and0 >> 0) & 0x01) | ((s_CSAwallace_cla8_csa2_csa_component_fa4_and1 >> 0) & 0x01);
|
|
s_CSAwallace_cla8_csa2_csa_component_fa5_xor0 = ((s_CSAwallace_cla8_csa0_csa_component_fa5_xor1 >> 0) & 0x01) ^ ((s_CSAwallace_cla8_csa0_csa_component_fa4_or0 >> 0) & 0x01);
|
|
s_CSAwallace_cla8_csa2_csa_component_fa5_and0 = ((s_CSAwallace_cla8_csa0_csa_component_fa5_xor1 >> 0) & 0x01) & ((s_CSAwallace_cla8_csa0_csa_component_fa4_or0 >> 0) & 0x01);
|
|
s_CSAwallace_cla8_csa2_csa_component_fa5_xor1 = ((s_CSAwallace_cla8_csa2_csa_component_fa5_xor0 >> 0) & 0x01) ^ ((s_CSAwallace_cla8_csa1_csa_component_fa5_xor1 >> 0) & 0x01);
|
|
s_CSAwallace_cla8_csa2_csa_component_fa5_and1 = ((s_CSAwallace_cla8_csa2_csa_component_fa5_xor0 >> 0) & 0x01) & ((s_CSAwallace_cla8_csa1_csa_component_fa5_xor1 >> 0) & 0x01);
|
|
s_CSAwallace_cla8_csa2_csa_component_fa5_or0 = ((s_CSAwallace_cla8_csa2_csa_component_fa5_and0 >> 0) & 0x01) | ((s_CSAwallace_cla8_csa2_csa_component_fa5_and1 >> 0) & 0x01);
|
|
s_CSAwallace_cla8_csa2_csa_component_fa6_xor0 = ((s_CSAwallace_cla8_csa0_csa_component_fa6_xor1 >> 0) & 0x01) ^ ((s_CSAwallace_cla8_csa0_csa_component_fa5_or0 >> 0) & 0x01);
|
|
s_CSAwallace_cla8_csa2_csa_component_fa6_and0 = ((s_CSAwallace_cla8_csa0_csa_component_fa6_xor1 >> 0) & 0x01) & ((s_CSAwallace_cla8_csa0_csa_component_fa5_or0 >> 0) & 0x01);
|
|
s_CSAwallace_cla8_csa2_csa_component_fa6_xor1 = ((s_CSAwallace_cla8_csa2_csa_component_fa6_xor0 >> 0) & 0x01) ^ ((s_CSAwallace_cla8_csa1_csa_component_fa6_xor1 >> 0) & 0x01);
|
|
s_CSAwallace_cla8_csa2_csa_component_fa6_and1 = ((s_CSAwallace_cla8_csa2_csa_component_fa6_xor0 >> 0) & 0x01) & ((s_CSAwallace_cla8_csa1_csa_component_fa6_xor1 >> 0) & 0x01);
|
|
s_CSAwallace_cla8_csa2_csa_component_fa6_or0 = ((s_CSAwallace_cla8_csa2_csa_component_fa6_and0 >> 0) & 0x01) | ((s_CSAwallace_cla8_csa2_csa_component_fa6_and1 >> 0) & 0x01);
|
|
s_CSAwallace_cla8_csa2_csa_component_fa7_xor0 = ((s_CSAwallace_cla8_csa0_csa_component_fa7_xor1 >> 0) & 0x01) ^ ((s_CSAwallace_cla8_csa0_csa_component_fa6_or0 >> 0) & 0x01);
|
|
s_CSAwallace_cla8_csa2_csa_component_fa7_and0 = ((s_CSAwallace_cla8_csa0_csa_component_fa7_xor1 >> 0) & 0x01) & ((s_CSAwallace_cla8_csa0_csa_component_fa6_or0 >> 0) & 0x01);
|
|
s_CSAwallace_cla8_csa2_csa_component_fa7_xor1 = ((s_CSAwallace_cla8_csa2_csa_component_fa7_xor0 >> 0) & 0x01) ^ ((s_CSAwallace_cla8_csa1_csa_component_fa7_xor1 >> 0) & 0x01);
|
|
s_CSAwallace_cla8_csa2_csa_component_fa7_and1 = ((s_CSAwallace_cla8_csa2_csa_component_fa7_xor0 >> 0) & 0x01) & ((s_CSAwallace_cla8_csa1_csa_component_fa7_xor1 >> 0) & 0x01);
|
|
s_CSAwallace_cla8_csa2_csa_component_fa7_or0 = ((s_CSAwallace_cla8_csa2_csa_component_fa7_and0 >> 0) & 0x01) | ((s_CSAwallace_cla8_csa2_csa_component_fa7_and1 >> 0) & 0x01);
|
|
s_CSAwallace_cla8_csa2_csa_component_fa8_xor0 = ((s_CSAwallace_cla8_csa0_csa_component_fa8_xor1 >> 0) & 0x01) ^ ((s_CSAwallace_cla8_csa0_csa_component_fa7_or0 >> 0) & 0x01);
|
|
s_CSAwallace_cla8_csa2_csa_component_fa8_and0 = ((s_CSAwallace_cla8_csa0_csa_component_fa8_xor1 >> 0) & 0x01) & ((s_CSAwallace_cla8_csa0_csa_component_fa7_or0 >> 0) & 0x01);
|
|
s_CSAwallace_cla8_csa2_csa_component_fa8_xor1 = ((s_CSAwallace_cla8_csa2_csa_component_fa8_xor0 >> 0) & 0x01) ^ ((s_CSAwallace_cla8_csa1_csa_component_fa8_xor1 >> 0) & 0x01);
|
|
s_CSAwallace_cla8_csa2_csa_component_fa8_and1 = ((s_CSAwallace_cla8_csa2_csa_component_fa8_xor0 >> 0) & 0x01) & ((s_CSAwallace_cla8_csa1_csa_component_fa8_xor1 >> 0) & 0x01);
|
|
s_CSAwallace_cla8_csa2_csa_component_fa8_or0 = ((s_CSAwallace_cla8_csa2_csa_component_fa8_and0 >> 0) & 0x01) | ((s_CSAwallace_cla8_csa2_csa_component_fa8_and1 >> 0) & 0x01);
|
|
s_CSAwallace_cla8_csa2_csa_component_fa9_xor0 = ((s_CSAwallace_cla8_nand_7_2 >> 0) & 0x01) ^ ((s_CSAwallace_cla8_csa0_csa_component_fa8_or0 >> 0) & 0x01);
|
|
s_CSAwallace_cla8_csa2_csa_component_fa9_and0 = ((s_CSAwallace_cla8_nand_7_2 >> 0) & 0x01) & ((s_CSAwallace_cla8_csa0_csa_component_fa8_or0 >> 0) & 0x01);
|
|
s_CSAwallace_cla8_csa2_csa_component_fa9_xor1 = ((s_CSAwallace_cla8_csa2_csa_component_fa9_xor0 >> 0) & 0x01) ^ ((s_CSAwallace_cla8_csa1_csa_component_fa9_xor1 >> 0) & 0x01);
|
|
s_CSAwallace_cla8_csa2_csa_component_fa9_and1 = ((s_CSAwallace_cla8_csa2_csa_component_fa9_xor0 >> 0) & 0x01) & ((s_CSAwallace_cla8_csa1_csa_component_fa9_xor1 >> 0) & 0x01);
|
|
s_CSAwallace_cla8_csa2_csa_component_fa9_or0 = ((s_CSAwallace_cla8_csa2_csa_component_fa9_and0 >> 0) & 0x01) | ((s_CSAwallace_cla8_csa2_csa_component_fa9_and1 >> 0) & 0x01);
|
|
s_CSAwallace_cla8_csa3_csa_component_fa6_xor0 = ((s_CSAwallace_cla8_csa1_csa_component_fa5_or0 >> 0) & 0x01) ^ ((s_CSAwallace_cla8_and_0_6 >> 0) & 0x01);
|
|
s_CSAwallace_cla8_csa3_csa_component_fa6_and0 = ((s_CSAwallace_cla8_csa1_csa_component_fa5_or0 >> 0) & 0x01) & ((s_CSAwallace_cla8_and_0_6 >> 0) & 0x01);
|
|
s_CSAwallace_cla8_csa3_csa_component_fa7_xor0 = ((s_CSAwallace_cla8_csa1_csa_component_fa6_or0 >> 0) & 0x01) ^ ((s_CSAwallace_cla8_and_1_6 >> 0) & 0x01);
|
|
s_CSAwallace_cla8_csa3_csa_component_fa7_and0 = ((s_CSAwallace_cla8_csa1_csa_component_fa6_or0 >> 0) & 0x01) & ((s_CSAwallace_cla8_and_1_6 >> 0) & 0x01);
|
|
s_CSAwallace_cla8_csa3_csa_component_fa7_xor1 = ((s_CSAwallace_cla8_csa3_csa_component_fa7_xor0 >> 0) & 0x01) ^ ((s_CSAwallace_cla8_nand_0_7 >> 0) & 0x01);
|
|
s_CSAwallace_cla8_csa3_csa_component_fa7_and1 = ((s_CSAwallace_cla8_csa3_csa_component_fa7_xor0 >> 0) & 0x01) & ((s_CSAwallace_cla8_nand_0_7 >> 0) & 0x01);
|
|
s_CSAwallace_cla8_csa3_csa_component_fa7_or0 = ((s_CSAwallace_cla8_csa3_csa_component_fa7_and0 >> 0) & 0x01) | ((s_CSAwallace_cla8_csa3_csa_component_fa7_and1 >> 0) & 0x01);
|
|
s_CSAwallace_cla8_csa3_csa_component_fa8_xor0 = ((s_CSAwallace_cla8_csa1_csa_component_fa7_or0 >> 0) & 0x01) ^ ((s_CSAwallace_cla8_and_2_6 >> 0) & 0x01);
|
|
s_CSAwallace_cla8_csa3_csa_component_fa8_and0 = ((s_CSAwallace_cla8_csa1_csa_component_fa7_or0 >> 0) & 0x01) & ((s_CSAwallace_cla8_and_2_6 >> 0) & 0x01);
|
|
s_CSAwallace_cla8_csa3_csa_component_fa8_xor1 = ((s_CSAwallace_cla8_csa3_csa_component_fa8_xor0 >> 0) & 0x01) ^ ((s_CSAwallace_cla8_nand_1_7 >> 0) & 0x01);
|
|
s_CSAwallace_cla8_csa3_csa_component_fa8_and1 = ((s_CSAwallace_cla8_csa3_csa_component_fa8_xor0 >> 0) & 0x01) & ((s_CSAwallace_cla8_nand_1_7 >> 0) & 0x01);
|
|
s_CSAwallace_cla8_csa3_csa_component_fa8_or0 = ((s_CSAwallace_cla8_csa3_csa_component_fa8_and0 >> 0) & 0x01) | ((s_CSAwallace_cla8_csa3_csa_component_fa8_and1 >> 0) & 0x01);
|
|
s_CSAwallace_cla8_csa3_csa_component_fa9_xor0 = ((s_CSAwallace_cla8_csa1_csa_component_fa8_or0 >> 0) & 0x01) ^ ((s_CSAwallace_cla8_and_3_6 >> 0) & 0x01);
|
|
s_CSAwallace_cla8_csa3_csa_component_fa9_and0 = ((s_CSAwallace_cla8_csa1_csa_component_fa8_or0 >> 0) & 0x01) & ((s_CSAwallace_cla8_and_3_6 >> 0) & 0x01);
|
|
s_CSAwallace_cla8_csa3_csa_component_fa9_xor1 = ((s_CSAwallace_cla8_csa3_csa_component_fa9_xor0 >> 0) & 0x01) ^ ((s_CSAwallace_cla8_nand_2_7 >> 0) & 0x01);
|
|
s_CSAwallace_cla8_csa3_csa_component_fa9_and1 = ((s_CSAwallace_cla8_csa3_csa_component_fa9_xor0 >> 0) & 0x01) & ((s_CSAwallace_cla8_nand_2_7 >> 0) & 0x01);
|
|
s_CSAwallace_cla8_csa3_csa_component_fa9_or0 = ((s_CSAwallace_cla8_csa3_csa_component_fa9_and0 >> 0) & 0x01) | ((s_CSAwallace_cla8_csa3_csa_component_fa9_and1 >> 0) & 0x01);
|
|
s_CSAwallace_cla8_csa3_csa_component_fa10_xor0 = ((s_CSAwallace_cla8_csa1_csa_component_fa9_or0 >> 0) & 0x01) ^ ((s_CSAwallace_cla8_and_4_6 >> 0) & 0x01);
|
|
s_CSAwallace_cla8_csa3_csa_component_fa10_and0 = ((s_CSAwallace_cla8_csa1_csa_component_fa9_or0 >> 0) & 0x01) & ((s_CSAwallace_cla8_and_4_6 >> 0) & 0x01);
|
|
s_CSAwallace_cla8_csa3_csa_component_fa10_xor1 = ((s_CSAwallace_cla8_csa3_csa_component_fa10_xor0 >> 0) & 0x01) ^ ((s_CSAwallace_cla8_nand_3_7 >> 0) & 0x01);
|
|
s_CSAwallace_cla8_csa3_csa_component_fa10_and1 = ((s_CSAwallace_cla8_csa3_csa_component_fa10_xor0 >> 0) & 0x01) & ((s_CSAwallace_cla8_nand_3_7 >> 0) & 0x01);
|
|
s_CSAwallace_cla8_csa3_csa_component_fa10_or0 = ((s_CSAwallace_cla8_csa3_csa_component_fa10_and0 >> 0) & 0x01) | ((s_CSAwallace_cla8_csa3_csa_component_fa10_and1 >> 0) & 0x01);
|
|
s_CSAwallace_cla8_csa3_csa_component_fa11_xor0 = ((s_CSAwallace_cla8_csa1_csa_component_fa10_or0 >> 0) & 0x01) ^ ((s_CSAwallace_cla8_and_5_6 >> 0) & 0x01);
|
|
s_CSAwallace_cla8_csa3_csa_component_fa11_and0 = ((s_CSAwallace_cla8_csa1_csa_component_fa10_or0 >> 0) & 0x01) & ((s_CSAwallace_cla8_and_5_6 >> 0) & 0x01);
|
|
s_CSAwallace_cla8_csa3_csa_component_fa11_xor1 = ((s_CSAwallace_cla8_csa3_csa_component_fa11_xor0 >> 0) & 0x01) ^ ((s_CSAwallace_cla8_nand_4_7 >> 0) & 0x01);
|
|
s_CSAwallace_cla8_csa3_csa_component_fa11_and1 = ((s_CSAwallace_cla8_csa3_csa_component_fa11_xor0 >> 0) & 0x01) & ((s_CSAwallace_cla8_nand_4_7 >> 0) & 0x01);
|
|
s_CSAwallace_cla8_csa3_csa_component_fa11_or0 = ((s_CSAwallace_cla8_csa3_csa_component_fa11_and0 >> 0) & 0x01) | ((s_CSAwallace_cla8_csa3_csa_component_fa11_and1 >> 0) & 0x01);
|
|
s_CSAwallace_cla8_csa3_csa_component_fa12_xor0 = ((s_CSAwallace_cla8_csa1_csa_component_fa11_or0 >> 0) & 0x01) ^ ((s_CSAwallace_cla8_and_6_6 >> 0) & 0x01);
|
|
s_CSAwallace_cla8_csa3_csa_component_fa12_and0 = ((s_CSAwallace_cla8_csa1_csa_component_fa11_or0 >> 0) & 0x01) & ((s_CSAwallace_cla8_and_6_6 >> 0) & 0x01);
|
|
s_CSAwallace_cla8_csa3_csa_component_fa12_xor1 = ((s_CSAwallace_cla8_csa3_csa_component_fa12_xor0 >> 0) & 0x01) ^ ((s_CSAwallace_cla8_nand_5_7 >> 0) & 0x01);
|
|
s_CSAwallace_cla8_csa3_csa_component_fa12_and1 = ((s_CSAwallace_cla8_csa3_csa_component_fa12_xor0 >> 0) & 0x01) & ((s_CSAwallace_cla8_nand_5_7 >> 0) & 0x01);
|
|
s_CSAwallace_cla8_csa3_csa_component_fa12_or0 = ((s_CSAwallace_cla8_csa3_csa_component_fa12_and0 >> 0) & 0x01) | ((s_CSAwallace_cla8_csa3_csa_component_fa12_and1 >> 0) & 0x01);
|
|
s_CSAwallace_cla8_csa3_csa_component_fa13_xor0 = ~(((s_CSAwallace_cla8_nand_7_6 >> 0) & 0x01)) & 0x01;
|
|
s_CSAwallace_cla8_csa3_csa_component_fa13_xor1 = ((s_CSAwallace_cla8_csa3_csa_component_fa13_xor0 >> 0) & 0x01) ^ ((s_CSAwallace_cla8_nand_6_7 >> 0) & 0x01);
|
|
s_CSAwallace_cla8_csa3_csa_component_fa13_and1 = ((s_CSAwallace_cla8_csa3_csa_component_fa13_xor0 >> 0) & 0x01) & ((s_CSAwallace_cla8_nand_6_7 >> 0) & 0x01);
|
|
s_CSAwallace_cla8_csa3_csa_component_fa13_or0 = ((s_CSAwallace_cla8_nand_7_6 >> 0) & 0x01) | ((s_CSAwallace_cla8_csa3_csa_component_fa13_and1 >> 0) & 0x01);
|
|
s_CSAwallace_cla8_csa4_csa_component_fa3_xor0 = ((s_CSAwallace_cla8_csa2_csa_component_fa3_xor1 >> 0) & 0x01) ^ ((s_CSAwallace_cla8_csa2_csa_component_fa2_and0 >> 0) & 0x01);
|
|
s_CSAwallace_cla8_csa4_csa_component_fa3_and0 = ((s_CSAwallace_cla8_csa2_csa_component_fa3_xor1 >> 0) & 0x01) & ((s_CSAwallace_cla8_csa2_csa_component_fa2_and0 >> 0) & 0x01);
|
|
s_CSAwallace_cla8_csa4_csa_component_fa4_xor0 = ((s_CSAwallace_cla8_csa2_csa_component_fa4_xor1 >> 0) & 0x01) ^ ((s_CSAwallace_cla8_csa2_csa_component_fa3_or0 >> 0) & 0x01);
|
|
s_CSAwallace_cla8_csa4_csa_component_fa4_and0 = ((s_CSAwallace_cla8_csa2_csa_component_fa4_xor1 >> 0) & 0x01) & ((s_CSAwallace_cla8_csa2_csa_component_fa3_or0 >> 0) & 0x01);
|
|
s_CSAwallace_cla8_csa4_csa_component_fa5_xor0 = ((s_CSAwallace_cla8_csa2_csa_component_fa5_xor1 >> 0) & 0x01) ^ ((s_CSAwallace_cla8_csa2_csa_component_fa4_or0 >> 0) & 0x01);
|
|
s_CSAwallace_cla8_csa4_csa_component_fa5_and0 = ((s_CSAwallace_cla8_csa2_csa_component_fa5_xor1 >> 0) & 0x01) & ((s_CSAwallace_cla8_csa2_csa_component_fa4_or0 >> 0) & 0x01);
|
|
s_CSAwallace_cla8_csa4_csa_component_fa5_xor1 = ((s_CSAwallace_cla8_csa4_csa_component_fa5_xor0 >> 0) & 0x01) ^ ((s_CSAwallace_cla8_csa1_csa_component_fa4_and0 >> 0) & 0x01);
|
|
s_CSAwallace_cla8_csa4_csa_component_fa5_and1 = ((s_CSAwallace_cla8_csa4_csa_component_fa5_xor0 >> 0) & 0x01) & ((s_CSAwallace_cla8_csa1_csa_component_fa4_and0 >> 0) & 0x01);
|
|
s_CSAwallace_cla8_csa4_csa_component_fa5_or0 = ((s_CSAwallace_cla8_csa4_csa_component_fa5_and0 >> 0) & 0x01) | ((s_CSAwallace_cla8_csa4_csa_component_fa5_and1 >> 0) & 0x01);
|
|
s_CSAwallace_cla8_csa4_csa_component_fa6_xor0 = ((s_CSAwallace_cla8_csa2_csa_component_fa6_xor1 >> 0) & 0x01) ^ ((s_CSAwallace_cla8_csa2_csa_component_fa5_or0 >> 0) & 0x01);
|
|
s_CSAwallace_cla8_csa4_csa_component_fa6_and0 = ((s_CSAwallace_cla8_csa2_csa_component_fa6_xor1 >> 0) & 0x01) & ((s_CSAwallace_cla8_csa2_csa_component_fa5_or0 >> 0) & 0x01);
|
|
s_CSAwallace_cla8_csa4_csa_component_fa6_xor1 = ((s_CSAwallace_cla8_csa4_csa_component_fa6_xor0 >> 0) & 0x01) ^ ((s_CSAwallace_cla8_csa3_csa_component_fa6_xor0 >> 0) & 0x01);
|
|
s_CSAwallace_cla8_csa4_csa_component_fa6_and1 = ((s_CSAwallace_cla8_csa4_csa_component_fa6_xor0 >> 0) & 0x01) & ((s_CSAwallace_cla8_csa3_csa_component_fa6_xor0 >> 0) & 0x01);
|
|
s_CSAwallace_cla8_csa4_csa_component_fa6_or0 = ((s_CSAwallace_cla8_csa4_csa_component_fa6_and0 >> 0) & 0x01) | ((s_CSAwallace_cla8_csa4_csa_component_fa6_and1 >> 0) & 0x01);
|
|
s_CSAwallace_cla8_csa4_csa_component_fa7_xor0 = ((s_CSAwallace_cla8_csa2_csa_component_fa7_xor1 >> 0) & 0x01) ^ ((s_CSAwallace_cla8_csa2_csa_component_fa6_or0 >> 0) & 0x01);
|
|
s_CSAwallace_cla8_csa4_csa_component_fa7_and0 = ((s_CSAwallace_cla8_csa2_csa_component_fa7_xor1 >> 0) & 0x01) & ((s_CSAwallace_cla8_csa2_csa_component_fa6_or0 >> 0) & 0x01);
|
|
s_CSAwallace_cla8_csa4_csa_component_fa7_xor1 = ((s_CSAwallace_cla8_csa4_csa_component_fa7_xor0 >> 0) & 0x01) ^ ((s_CSAwallace_cla8_csa3_csa_component_fa7_xor1 >> 0) & 0x01);
|
|
s_CSAwallace_cla8_csa4_csa_component_fa7_and1 = ((s_CSAwallace_cla8_csa4_csa_component_fa7_xor0 >> 0) & 0x01) & ((s_CSAwallace_cla8_csa3_csa_component_fa7_xor1 >> 0) & 0x01);
|
|
s_CSAwallace_cla8_csa4_csa_component_fa7_or0 = ((s_CSAwallace_cla8_csa4_csa_component_fa7_and0 >> 0) & 0x01) | ((s_CSAwallace_cla8_csa4_csa_component_fa7_and1 >> 0) & 0x01);
|
|
s_CSAwallace_cla8_csa4_csa_component_fa8_xor0 = ((s_CSAwallace_cla8_csa2_csa_component_fa8_xor1 >> 0) & 0x01) ^ ((s_CSAwallace_cla8_csa2_csa_component_fa7_or0 >> 0) & 0x01);
|
|
s_CSAwallace_cla8_csa4_csa_component_fa8_and0 = ((s_CSAwallace_cla8_csa2_csa_component_fa8_xor1 >> 0) & 0x01) & ((s_CSAwallace_cla8_csa2_csa_component_fa7_or0 >> 0) & 0x01);
|
|
s_CSAwallace_cla8_csa4_csa_component_fa8_xor1 = ((s_CSAwallace_cla8_csa4_csa_component_fa8_xor0 >> 0) & 0x01) ^ ((s_CSAwallace_cla8_csa3_csa_component_fa8_xor1 >> 0) & 0x01);
|
|
s_CSAwallace_cla8_csa4_csa_component_fa8_and1 = ((s_CSAwallace_cla8_csa4_csa_component_fa8_xor0 >> 0) & 0x01) & ((s_CSAwallace_cla8_csa3_csa_component_fa8_xor1 >> 0) & 0x01);
|
|
s_CSAwallace_cla8_csa4_csa_component_fa8_or0 = ((s_CSAwallace_cla8_csa4_csa_component_fa8_and0 >> 0) & 0x01) | ((s_CSAwallace_cla8_csa4_csa_component_fa8_and1 >> 0) & 0x01);
|
|
s_CSAwallace_cla8_csa4_csa_component_fa9_xor0 = ((s_CSAwallace_cla8_csa2_csa_component_fa9_xor1 >> 0) & 0x01) ^ ((s_CSAwallace_cla8_csa2_csa_component_fa8_or0 >> 0) & 0x01);
|
|
s_CSAwallace_cla8_csa4_csa_component_fa9_and0 = ((s_CSAwallace_cla8_csa2_csa_component_fa9_xor1 >> 0) & 0x01) & ((s_CSAwallace_cla8_csa2_csa_component_fa8_or0 >> 0) & 0x01);
|
|
s_CSAwallace_cla8_csa4_csa_component_fa9_xor1 = ((s_CSAwallace_cla8_csa4_csa_component_fa9_xor0 >> 0) & 0x01) ^ ((s_CSAwallace_cla8_csa3_csa_component_fa9_xor1 >> 0) & 0x01);
|
|
s_CSAwallace_cla8_csa4_csa_component_fa9_and1 = ((s_CSAwallace_cla8_csa4_csa_component_fa9_xor0 >> 0) & 0x01) & ((s_CSAwallace_cla8_csa3_csa_component_fa9_xor1 >> 0) & 0x01);
|
|
s_CSAwallace_cla8_csa4_csa_component_fa9_or0 = ((s_CSAwallace_cla8_csa4_csa_component_fa9_and0 >> 0) & 0x01) | ((s_CSAwallace_cla8_csa4_csa_component_fa9_and1 >> 0) & 0x01);
|
|
s_CSAwallace_cla8_csa4_csa_component_fa10_xor0 = ((s_CSAwallace_cla8_csa1_csa_component_fa10_xor1 >> 0) & 0x01) ^ ((s_CSAwallace_cla8_csa2_csa_component_fa9_or0 >> 0) & 0x01);
|
|
s_CSAwallace_cla8_csa4_csa_component_fa10_and0 = ((s_CSAwallace_cla8_csa1_csa_component_fa10_xor1 >> 0) & 0x01) & ((s_CSAwallace_cla8_csa2_csa_component_fa9_or0 >> 0) & 0x01);
|
|
s_CSAwallace_cla8_csa4_csa_component_fa10_xor1 = ((s_CSAwallace_cla8_csa4_csa_component_fa10_xor0 >> 0) & 0x01) ^ ((s_CSAwallace_cla8_csa3_csa_component_fa10_xor1 >> 0) & 0x01);
|
|
s_CSAwallace_cla8_csa4_csa_component_fa10_and1 = ((s_CSAwallace_cla8_csa4_csa_component_fa10_xor0 >> 0) & 0x01) & ((s_CSAwallace_cla8_csa3_csa_component_fa10_xor1 >> 0) & 0x01);
|
|
s_CSAwallace_cla8_csa4_csa_component_fa10_or0 = ((s_CSAwallace_cla8_csa4_csa_component_fa10_and0 >> 0) & 0x01) | ((s_CSAwallace_cla8_csa4_csa_component_fa10_and1 >> 0) & 0x01);
|
|
s_CSAwallace_cla8_csa4_csa_component_fa11_xor0 = ~(((s_CSAwallace_cla8_csa1_csa_component_fa11_xor1 >> 0) & 0x01)) & 0x01;
|
|
s_CSAwallace_cla8_csa4_csa_component_fa11_xor1 = ((s_CSAwallace_cla8_csa4_csa_component_fa11_xor0 >> 0) & 0x01) ^ ((s_CSAwallace_cla8_csa3_csa_component_fa11_xor1 >> 0) & 0x01);
|
|
s_CSAwallace_cla8_csa4_csa_component_fa11_and1 = ((s_CSAwallace_cla8_csa4_csa_component_fa11_xor0 >> 0) & 0x01) & ((s_CSAwallace_cla8_csa3_csa_component_fa11_xor1 >> 0) & 0x01);
|
|
s_CSAwallace_cla8_csa4_csa_component_fa11_or0 = ((s_CSAwallace_cla8_csa1_csa_component_fa11_xor1 >> 0) & 0x01) | ((s_CSAwallace_cla8_csa4_csa_component_fa11_and1 >> 0) & 0x01);
|
|
s_CSAwallace_cla8_csa4_csa_component_fa12_xor0 = ~(((s_CSAwallace_cla8_nand_7_5 >> 0) & 0x01)) & 0x01;
|
|
s_CSAwallace_cla8_csa4_csa_component_fa12_xor1 = ((s_CSAwallace_cla8_csa4_csa_component_fa12_xor0 >> 0) & 0x01) ^ ((s_CSAwallace_cla8_csa3_csa_component_fa12_xor1 >> 0) & 0x01);
|
|
s_CSAwallace_cla8_csa4_csa_component_fa12_and1 = ((s_CSAwallace_cla8_csa4_csa_component_fa12_xor0 >> 0) & 0x01) & ((s_CSAwallace_cla8_csa3_csa_component_fa12_xor1 >> 0) & 0x01);
|
|
s_CSAwallace_cla8_csa4_csa_component_fa12_or0 = ((s_CSAwallace_cla8_nand_7_5 >> 0) & 0x01) | ((s_CSAwallace_cla8_csa4_csa_component_fa12_and1 >> 0) & 0x01);
|
|
s_CSAwallace_cla8_csa5_csa_component_fa4_xor0 = ((s_CSAwallace_cla8_csa4_csa_component_fa4_xor0 >> 0) & 0x01) ^ ((s_CSAwallace_cla8_csa4_csa_component_fa3_and0 >> 0) & 0x01);
|
|
s_CSAwallace_cla8_csa5_csa_component_fa4_and0 = ((s_CSAwallace_cla8_csa4_csa_component_fa4_xor0 >> 0) & 0x01) & ((s_CSAwallace_cla8_csa4_csa_component_fa3_and0 >> 0) & 0x01);
|
|
s_CSAwallace_cla8_csa5_csa_component_fa5_xor0 = ((s_CSAwallace_cla8_csa4_csa_component_fa5_xor1 >> 0) & 0x01) ^ ((s_CSAwallace_cla8_csa4_csa_component_fa4_and0 >> 0) & 0x01);
|
|
s_CSAwallace_cla8_csa5_csa_component_fa5_and0 = ((s_CSAwallace_cla8_csa4_csa_component_fa5_xor1 >> 0) & 0x01) & ((s_CSAwallace_cla8_csa4_csa_component_fa4_and0 >> 0) & 0x01);
|
|
s_CSAwallace_cla8_csa5_csa_component_fa6_xor0 = ((s_CSAwallace_cla8_csa4_csa_component_fa6_xor1 >> 0) & 0x01) ^ ((s_CSAwallace_cla8_csa4_csa_component_fa5_or0 >> 0) & 0x01);
|
|
s_CSAwallace_cla8_csa5_csa_component_fa6_and0 = ((s_CSAwallace_cla8_csa4_csa_component_fa6_xor1 >> 0) & 0x01) & ((s_CSAwallace_cla8_csa4_csa_component_fa5_or0 >> 0) & 0x01);
|
|
s_CSAwallace_cla8_csa5_csa_component_fa7_xor0 = ((s_CSAwallace_cla8_csa4_csa_component_fa7_xor1 >> 0) & 0x01) ^ ((s_CSAwallace_cla8_csa4_csa_component_fa6_or0 >> 0) & 0x01);
|
|
s_CSAwallace_cla8_csa5_csa_component_fa7_and0 = ((s_CSAwallace_cla8_csa4_csa_component_fa7_xor1 >> 0) & 0x01) & ((s_CSAwallace_cla8_csa4_csa_component_fa6_or0 >> 0) & 0x01);
|
|
s_CSAwallace_cla8_csa5_csa_component_fa7_xor1 = ((s_CSAwallace_cla8_csa5_csa_component_fa7_xor0 >> 0) & 0x01) ^ ((s_CSAwallace_cla8_csa3_csa_component_fa6_and0 >> 0) & 0x01);
|
|
s_CSAwallace_cla8_csa5_csa_component_fa7_and1 = ((s_CSAwallace_cla8_csa5_csa_component_fa7_xor0 >> 0) & 0x01) & ((s_CSAwallace_cla8_csa3_csa_component_fa6_and0 >> 0) & 0x01);
|
|
s_CSAwallace_cla8_csa5_csa_component_fa7_or0 = ((s_CSAwallace_cla8_csa5_csa_component_fa7_and0 >> 0) & 0x01) | ((s_CSAwallace_cla8_csa5_csa_component_fa7_and1 >> 0) & 0x01);
|
|
s_CSAwallace_cla8_csa5_csa_component_fa8_xor0 = ((s_CSAwallace_cla8_csa4_csa_component_fa8_xor1 >> 0) & 0x01) ^ ((s_CSAwallace_cla8_csa4_csa_component_fa7_or0 >> 0) & 0x01);
|
|
s_CSAwallace_cla8_csa5_csa_component_fa8_and0 = ((s_CSAwallace_cla8_csa4_csa_component_fa8_xor1 >> 0) & 0x01) & ((s_CSAwallace_cla8_csa4_csa_component_fa7_or0 >> 0) & 0x01);
|
|
s_CSAwallace_cla8_csa5_csa_component_fa8_xor1 = ((s_CSAwallace_cla8_csa5_csa_component_fa8_xor0 >> 0) & 0x01) ^ ((s_CSAwallace_cla8_csa3_csa_component_fa7_or0 >> 0) & 0x01);
|
|
s_CSAwallace_cla8_csa5_csa_component_fa8_and1 = ((s_CSAwallace_cla8_csa5_csa_component_fa8_xor0 >> 0) & 0x01) & ((s_CSAwallace_cla8_csa3_csa_component_fa7_or0 >> 0) & 0x01);
|
|
s_CSAwallace_cla8_csa5_csa_component_fa8_or0 = ((s_CSAwallace_cla8_csa5_csa_component_fa8_and0 >> 0) & 0x01) | ((s_CSAwallace_cla8_csa5_csa_component_fa8_and1 >> 0) & 0x01);
|
|
s_CSAwallace_cla8_csa5_csa_component_fa9_xor0 = ((s_CSAwallace_cla8_csa4_csa_component_fa9_xor1 >> 0) & 0x01) ^ ((s_CSAwallace_cla8_csa4_csa_component_fa8_or0 >> 0) & 0x01);
|
|
s_CSAwallace_cla8_csa5_csa_component_fa9_and0 = ((s_CSAwallace_cla8_csa4_csa_component_fa9_xor1 >> 0) & 0x01) & ((s_CSAwallace_cla8_csa4_csa_component_fa8_or0 >> 0) & 0x01);
|
|
s_CSAwallace_cla8_csa5_csa_component_fa9_xor1 = ((s_CSAwallace_cla8_csa5_csa_component_fa9_xor0 >> 0) & 0x01) ^ ((s_CSAwallace_cla8_csa3_csa_component_fa8_or0 >> 0) & 0x01);
|
|
s_CSAwallace_cla8_csa5_csa_component_fa9_and1 = ((s_CSAwallace_cla8_csa5_csa_component_fa9_xor0 >> 0) & 0x01) & ((s_CSAwallace_cla8_csa3_csa_component_fa8_or0 >> 0) & 0x01);
|
|
s_CSAwallace_cla8_csa5_csa_component_fa9_or0 = ((s_CSAwallace_cla8_csa5_csa_component_fa9_and0 >> 0) & 0x01) | ((s_CSAwallace_cla8_csa5_csa_component_fa9_and1 >> 0) & 0x01);
|
|
s_CSAwallace_cla8_csa5_csa_component_fa10_xor0 = ((s_CSAwallace_cla8_csa4_csa_component_fa10_xor1 >> 0) & 0x01) ^ ((s_CSAwallace_cla8_csa4_csa_component_fa9_or0 >> 0) & 0x01);
|
|
s_CSAwallace_cla8_csa5_csa_component_fa10_and0 = ((s_CSAwallace_cla8_csa4_csa_component_fa10_xor1 >> 0) & 0x01) & ((s_CSAwallace_cla8_csa4_csa_component_fa9_or0 >> 0) & 0x01);
|
|
s_CSAwallace_cla8_csa5_csa_component_fa10_xor1 = ((s_CSAwallace_cla8_csa5_csa_component_fa10_xor0 >> 0) & 0x01) ^ ((s_CSAwallace_cla8_csa3_csa_component_fa9_or0 >> 0) & 0x01);
|
|
s_CSAwallace_cla8_csa5_csa_component_fa10_and1 = ((s_CSAwallace_cla8_csa5_csa_component_fa10_xor0 >> 0) & 0x01) & ((s_CSAwallace_cla8_csa3_csa_component_fa9_or0 >> 0) & 0x01);
|
|
s_CSAwallace_cla8_csa5_csa_component_fa10_or0 = ((s_CSAwallace_cla8_csa5_csa_component_fa10_and0 >> 0) & 0x01) | ((s_CSAwallace_cla8_csa5_csa_component_fa10_and1 >> 0) & 0x01);
|
|
s_CSAwallace_cla8_csa5_csa_component_fa11_xor0 = ((s_CSAwallace_cla8_csa4_csa_component_fa11_xor1 >> 0) & 0x01) ^ ((s_CSAwallace_cla8_csa4_csa_component_fa10_or0 >> 0) & 0x01);
|
|
s_CSAwallace_cla8_csa5_csa_component_fa11_and0 = ((s_CSAwallace_cla8_csa4_csa_component_fa11_xor1 >> 0) & 0x01) & ((s_CSAwallace_cla8_csa4_csa_component_fa10_or0 >> 0) & 0x01);
|
|
s_CSAwallace_cla8_csa5_csa_component_fa11_xor1 = ((s_CSAwallace_cla8_csa5_csa_component_fa11_xor0 >> 0) & 0x01) ^ ((s_CSAwallace_cla8_csa3_csa_component_fa10_or0 >> 0) & 0x01);
|
|
s_CSAwallace_cla8_csa5_csa_component_fa11_and1 = ((s_CSAwallace_cla8_csa5_csa_component_fa11_xor0 >> 0) & 0x01) & ((s_CSAwallace_cla8_csa3_csa_component_fa10_or0 >> 0) & 0x01);
|
|
s_CSAwallace_cla8_csa5_csa_component_fa11_or0 = ((s_CSAwallace_cla8_csa5_csa_component_fa11_and0 >> 0) & 0x01) | ((s_CSAwallace_cla8_csa5_csa_component_fa11_and1 >> 0) & 0x01);
|
|
s_CSAwallace_cla8_csa5_csa_component_fa12_xor0 = ((s_CSAwallace_cla8_csa4_csa_component_fa12_xor1 >> 0) & 0x01) ^ ((s_CSAwallace_cla8_csa4_csa_component_fa11_or0 >> 0) & 0x01);
|
|
s_CSAwallace_cla8_csa5_csa_component_fa12_and0 = ((s_CSAwallace_cla8_csa4_csa_component_fa12_xor1 >> 0) & 0x01) & ((s_CSAwallace_cla8_csa4_csa_component_fa11_or0 >> 0) & 0x01);
|
|
s_CSAwallace_cla8_csa5_csa_component_fa12_xor1 = ((s_CSAwallace_cla8_csa5_csa_component_fa12_xor0 >> 0) & 0x01) ^ ((s_CSAwallace_cla8_csa3_csa_component_fa11_or0 >> 0) & 0x01);
|
|
s_CSAwallace_cla8_csa5_csa_component_fa12_and1 = ((s_CSAwallace_cla8_csa5_csa_component_fa12_xor0 >> 0) & 0x01) & ((s_CSAwallace_cla8_csa3_csa_component_fa11_or0 >> 0) & 0x01);
|
|
s_CSAwallace_cla8_csa5_csa_component_fa12_or0 = ((s_CSAwallace_cla8_csa5_csa_component_fa12_and0 >> 0) & 0x01) | ((s_CSAwallace_cla8_csa5_csa_component_fa12_and1 >> 0) & 0x01);
|
|
s_CSAwallace_cla8_csa5_csa_component_fa13_xor0 = ((s_CSAwallace_cla8_csa3_csa_component_fa13_xor1 >> 0) & 0x01) ^ ((s_CSAwallace_cla8_csa4_csa_component_fa12_or0 >> 0) & 0x01);
|
|
s_CSAwallace_cla8_csa5_csa_component_fa13_and0 = ((s_CSAwallace_cla8_csa3_csa_component_fa13_xor1 >> 0) & 0x01) & ((s_CSAwallace_cla8_csa4_csa_component_fa12_or0 >> 0) & 0x01);
|
|
s_CSAwallace_cla8_csa5_csa_component_fa13_xor1 = ((s_CSAwallace_cla8_csa5_csa_component_fa13_xor0 >> 0) & 0x01) ^ ((s_CSAwallace_cla8_csa3_csa_component_fa12_or0 >> 0) & 0x01);
|
|
s_CSAwallace_cla8_csa5_csa_component_fa13_and1 = ((s_CSAwallace_cla8_csa5_csa_component_fa13_xor0 >> 0) & 0x01) & ((s_CSAwallace_cla8_csa3_csa_component_fa12_or0 >> 0) & 0x01);
|
|
s_CSAwallace_cla8_csa5_csa_component_fa13_or0 = ((s_CSAwallace_cla8_csa5_csa_component_fa13_and0 >> 0) & 0x01) | ((s_CSAwallace_cla8_csa5_csa_component_fa13_and1 >> 0) & 0x01);
|
|
s_CSAwallace_cla8_csa5_csa_component_fa14_xor0 = ~(((s_CSAwallace_cla8_and_7_7 >> 0) & 0x01)) & 0x01;
|
|
s_CSAwallace_cla8_csa5_csa_component_fa14_xor1 = ((s_CSAwallace_cla8_csa5_csa_component_fa14_xor0 >> 0) & 0x01) ^ ((s_CSAwallace_cla8_csa3_csa_component_fa13_or0 >> 0) & 0x01);
|
|
s_CSAwallace_cla8_csa5_csa_component_fa14_and1 = ((s_CSAwallace_cla8_csa5_csa_component_fa14_xor0 >> 0) & 0x01) & ((s_CSAwallace_cla8_csa3_csa_component_fa13_or0 >> 0) & 0x01);
|
|
s_CSAwallace_cla8_csa5_csa_component_fa14_or0 = ((s_CSAwallace_cla8_and_7_7 >> 0) & 0x01) | ((s_CSAwallace_cla8_csa5_csa_component_fa14_and1 >> 0) & 0x01);
|
|
s_CSAwallace_cla8_u_cla16_and0 = ((s_CSAwallace_cla8_csa2_csa_component_fa2_xor0 >> 0) & 0x01) & ((s_CSAwallace_cla8_and_0_0 >> 0) & 0x01);
|
|
s_CSAwallace_cla8_u_cla16_and1 = ((s_CSAwallace_cla8_csa4_csa_component_fa3_xor0 >> 0) & 0x01) & ((s_CSAwallace_cla8_csa0_csa_component_fa1_xor0 >> 0) & 0x01);
|
|
s_CSAwallace_cla8_u_cla16_and2 = ((s_CSAwallace_cla8_csa4_csa_component_fa3_xor0 >> 0) & 0x01) & ((s_CSAwallace_cla8_csa0_csa_component_fa1_xor0 >> 0) & 0x01);
|
|
s_CSAwallace_cla8_u_cla16_pg_logic5_or0 = ((s_CSAwallace_cla8_csa5_csa_component_fa5_xor0 >> 0) & 0x01) | ((s_CSAwallace_cla8_csa5_csa_component_fa4_and0 >> 0) & 0x01);
|
|
s_CSAwallace_cla8_u_cla16_pg_logic5_and0 = ((s_CSAwallace_cla8_csa5_csa_component_fa5_xor0 >> 0) & 0x01) & ((s_CSAwallace_cla8_csa5_csa_component_fa4_and0 >> 0) & 0x01);
|
|
s_CSAwallace_cla8_u_cla16_pg_logic5_xor0 = ((s_CSAwallace_cla8_csa5_csa_component_fa5_xor0 >> 0) & 0x01) ^ ((s_CSAwallace_cla8_csa5_csa_component_fa4_and0 >> 0) & 0x01);
|
|
s_CSAwallace_cla8_u_cla16_pg_logic6_or0 = ((s_CSAwallace_cla8_csa5_csa_component_fa6_xor0 >> 0) & 0x01) | ((s_CSAwallace_cla8_csa5_csa_component_fa5_and0 >> 0) & 0x01);
|
|
s_CSAwallace_cla8_u_cla16_pg_logic6_and0 = ((s_CSAwallace_cla8_csa5_csa_component_fa6_xor0 >> 0) & 0x01) & ((s_CSAwallace_cla8_csa5_csa_component_fa5_and0 >> 0) & 0x01);
|
|
s_CSAwallace_cla8_u_cla16_pg_logic6_xor0 = ((s_CSAwallace_cla8_csa5_csa_component_fa6_xor0 >> 0) & 0x01) ^ ((s_CSAwallace_cla8_csa5_csa_component_fa5_and0 >> 0) & 0x01);
|
|
s_CSAwallace_cla8_u_cla16_xor6 = ((s_CSAwallace_cla8_u_cla16_pg_logic6_xor0 >> 0) & 0x01) ^ ((s_CSAwallace_cla8_u_cla16_pg_logic5_and0 >> 0) & 0x01);
|
|
s_CSAwallace_cla8_u_cla16_and3 = ((s_CSAwallace_cla8_u_cla16_pg_logic6_or0 >> 0) & 0x01) & ((s_CSAwallace_cla8_csa5_csa_component_fa4_xor0 >> 0) & 0x01);
|
|
s_CSAwallace_cla8_u_cla16_and4 = ((s_CSAwallace_cla8_u_cla16_pg_logic5_and0 >> 0) & 0x01) & ((s_CSAwallace_cla8_u_cla16_pg_logic6_or0 >> 0) & 0x01);
|
|
s_CSAwallace_cla8_u_cla16_or0 = ((s_CSAwallace_cla8_u_cla16_pg_logic6_and0 >> 0) & 0x01) | ((s_CSAwallace_cla8_u_cla16_and4 >> 0) & 0x01);
|
|
s_CSAwallace_cla8_u_cla16_pg_logic7_or0 = ((s_CSAwallace_cla8_csa5_csa_component_fa7_xor1 >> 0) & 0x01) | ((s_CSAwallace_cla8_csa5_csa_component_fa6_and0 >> 0) & 0x01);
|
|
s_CSAwallace_cla8_u_cla16_pg_logic7_and0 = ((s_CSAwallace_cla8_csa5_csa_component_fa7_xor1 >> 0) & 0x01) & ((s_CSAwallace_cla8_csa5_csa_component_fa6_and0 >> 0) & 0x01);
|
|
s_CSAwallace_cla8_u_cla16_pg_logic7_xor0 = ((s_CSAwallace_cla8_csa5_csa_component_fa7_xor1 >> 0) & 0x01) ^ ((s_CSAwallace_cla8_csa5_csa_component_fa6_and0 >> 0) & 0x01);
|
|
s_CSAwallace_cla8_u_cla16_xor7 = ((s_CSAwallace_cla8_u_cla16_pg_logic7_xor0 >> 0) & 0x01) ^ ((s_CSAwallace_cla8_u_cla16_or0 >> 0) & 0x01);
|
|
s_CSAwallace_cla8_u_cla16_and5 = ((s_CSAwallace_cla8_u_cla16_pg_logic7_or0 >> 0) & 0x01) & ((s_CSAwallace_cla8_u_cla16_pg_logic5_or0 >> 0) & 0x01);
|
|
s_CSAwallace_cla8_u_cla16_and6 = ((s_CSAwallace_cla8_u_cla16_pg_logic7_or0 >> 0) & 0x01) & ((s_CSAwallace_cla8_u_cla16_pg_logic5_or0 >> 0) & 0x01);
|
|
s_CSAwallace_cla8_u_cla16_and7 = ((s_CSAwallace_cla8_u_cla16_pg_logic5_and0 >> 0) & 0x01) & ((s_CSAwallace_cla8_u_cla16_pg_logic7_or0 >> 0) & 0x01);
|
|
s_CSAwallace_cla8_u_cla16_and8 = ((s_CSAwallace_cla8_u_cla16_and7 >> 0) & 0x01) & ((s_CSAwallace_cla8_u_cla16_pg_logic6_or0 >> 0) & 0x01);
|
|
s_CSAwallace_cla8_u_cla16_and9 = ((s_CSAwallace_cla8_u_cla16_pg_logic6_and0 >> 0) & 0x01) & ((s_CSAwallace_cla8_u_cla16_pg_logic7_or0 >> 0) & 0x01);
|
|
s_CSAwallace_cla8_u_cla16_or1 = ((s_CSAwallace_cla8_u_cla16_and8 >> 0) & 0x01) | ((s_CSAwallace_cla8_u_cla16_and9 >> 0) & 0x01);
|
|
s_CSAwallace_cla8_u_cla16_or2 = ((s_CSAwallace_cla8_u_cla16_pg_logic7_and0 >> 0) & 0x01) | ((s_CSAwallace_cla8_u_cla16_or1 >> 0) & 0x01);
|
|
s_CSAwallace_cla8_u_cla16_pg_logic8_or0 = ((s_CSAwallace_cla8_csa5_csa_component_fa8_xor1 >> 0) & 0x01) | ((s_CSAwallace_cla8_csa5_csa_component_fa7_or0 >> 0) & 0x01);
|
|
s_CSAwallace_cla8_u_cla16_pg_logic8_and0 = ((s_CSAwallace_cla8_csa5_csa_component_fa8_xor1 >> 0) & 0x01) & ((s_CSAwallace_cla8_csa5_csa_component_fa7_or0 >> 0) & 0x01);
|
|
s_CSAwallace_cla8_u_cla16_pg_logic8_xor0 = ((s_CSAwallace_cla8_csa5_csa_component_fa8_xor1 >> 0) & 0x01) ^ ((s_CSAwallace_cla8_csa5_csa_component_fa7_or0 >> 0) & 0x01);
|
|
s_CSAwallace_cla8_u_cla16_xor8 = ((s_CSAwallace_cla8_u_cla16_pg_logic8_xor0 >> 0) & 0x01) ^ ((s_CSAwallace_cla8_u_cla16_or2 >> 0) & 0x01);
|
|
s_CSAwallace_cla8_u_cla16_and10 = ((s_CSAwallace_cla8_u_cla16_or2 >> 0) & 0x01) & ((s_CSAwallace_cla8_u_cla16_pg_logic8_or0 >> 0) & 0x01);
|
|
s_CSAwallace_cla8_u_cla16_or3 = ((s_CSAwallace_cla8_u_cla16_pg_logic8_and0 >> 0) & 0x01) | ((s_CSAwallace_cla8_u_cla16_and10 >> 0) & 0x01);
|
|
s_CSAwallace_cla8_u_cla16_pg_logic9_or0 = ((s_CSAwallace_cla8_csa5_csa_component_fa9_xor1 >> 0) & 0x01) | ((s_CSAwallace_cla8_csa5_csa_component_fa8_or0 >> 0) & 0x01);
|
|
s_CSAwallace_cla8_u_cla16_pg_logic9_and0 = ((s_CSAwallace_cla8_csa5_csa_component_fa9_xor1 >> 0) & 0x01) & ((s_CSAwallace_cla8_csa5_csa_component_fa8_or0 >> 0) & 0x01);
|
|
s_CSAwallace_cla8_u_cla16_pg_logic9_xor0 = ((s_CSAwallace_cla8_csa5_csa_component_fa9_xor1 >> 0) & 0x01) ^ ((s_CSAwallace_cla8_csa5_csa_component_fa8_or0 >> 0) & 0x01);
|
|
s_CSAwallace_cla8_u_cla16_xor9 = ((s_CSAwallace_cla8_u_cla16_pg_logic9_xor0 >> 0) & 0x01) ^ ((s_CSAwallace_cla8_u_cla16_or3 >> 0) & 0x01);
|
|
s_CSAwallace_cla8_u_cla16_and11 = ((s_CSAwallace_cla8_u_cla16_or2 >> 0) & 0x01) & ((s_CSAwallace_cla8_u_cla16_pg_logic9_or0 >> 0) & 0x01);
|
|
s_CSAwallace_cla8_u_cla16_and12 = ((s_CSAwallace_cla8_u_cla16_and11 >> 0) & 0x01) & ((s_CSAwallace_cla8_u_cla16_pg_logic8_or0 >> 0) & 0x01);
|
|
s_CSAwallace_cla8_u_cla16_and13 = ((s_CSAwallace_cla8_u_cla16_pg_logic8_and0 >> 0) & 0x01) & ((s_CSAwallace_cla8_u_cla16_pg_logic9_or0 >> 0) & 0x01);
|
|
s_CSAwallace_cla8_u_cla16_or4 = ((s_CSAwallace_cla8_u_cla16_and12 >> 0) & 0x01) | ((s_CSAwallace_cla8_u_cla16_and13 >> 0) & 0x01);
|
|
s_CSAwallace_cla8_u_cla16_or5 = ((s_CSAwallace_cla8_u_cla16_pg_logic9_and0 >> 0) & 0x01) | ((s_CSAwallace_cla8_u_cla16_or4 >> 0) & 0x01);
|
|
s_CSAwallace_cla8_u_cla16_pg_logic10_or0 = ((s_CSAwallace_cla8_csa5_csa_component_fa10_xor1 >> 0) & 0x01) | ((s_CSAwallace_cla8_csa5_csa_component_fa9_or0 >> 0) & 0x01);
|
|
s_CSAwallace_cla8_u_cla16_pg_logic10_and0 = ((s_CSAwallace_cla8_csa5_csa_component_fa10_xor1 >> 0) & 0x01) & ((s_CSAwallace_cla8_csa5_csa_component_fa9_or0 >> 0) & 0x01);
|
|
s_CSAwallace_cla8_u_cla16_pg_logic10_xor0 = ((s_CSAwallace_cla8_csa5_csa_component_fa10_xor1 >> 0) & 0x01) ^ ((s_CSAwallace_cla8_csa5_csa_component_fa9_or0 >> 0) & 0x01);
|
|
s_CSAwallace_cla8_u_cla16_xor10 = ((s_CSAwallace_cla8_u_cla16_pg_logic10_xor0 >> 0) & 0x01) ^ ((s_CSAwallace_cla8_u_cla16_or5 >> 0) & 0x01);
|
|
s_CSAwallace_cla8_u_cla16_and14 = ((s_CSAwallace_cla8_u_cla16_or2 >> 0) & 0x01) & ((s_CSAwallace_cla8_u_cla16_pg_logic9_or0 >> 0) & 0x01);
|
|
s_CSAwallace_cla8_u_cla16_and15 = ((s_CSAwallace_cla8_u_cla16_pg_logic10_or0 >> 0) & 0x01) & ((s_CSAwallace_cla8_u_cla16_pg_logic8_or0 >> 0) & 0x01);
|
|
s_CSAwallace_cla8_u_cla16_and16 = ((s_CSAwallace_cla8_u_cla16_and14 >> 0) & 0x01) & ((s_CSAwallace_cla8_u_cla16_and15 >> 0) & 0x01);
|
|
s_CSAwallace_cla8_u_cla16_and17 = ((s_CSAwallace_cla8_u_cla16_pg_logic8_and0 >> 0) & 0x01) & ((s_CSAwallace_cla8_u_cla16_pg_logic10_or0 >> 0) & 0x01);
|
|
s_CSAwallace_cla8_u_cla16_and18 = ((s_CSAwallace_cla8_u_cla16_and17 >> 0) & 0x01) & ((s_CSAwallace_cla8_u_cla16_pg_logic9_or0 >> 0) & 0x01);
|
|
s_CSAwallace_cla8_u_cla16_and19 = ((s_CSAwallace_cla8_u_cla16_pg_logic9_and0 >> 0) & 0x01) & ((s_CSAwallace_cla8_u_cla16_pg_logic10_or0 >> 0) & 0x01);
|
|
s_CSAwallace_cla8_u_cla16_or6 = ((s_CSAwallace_cla8_u_cla16_and16 >> 0) & 0x01) | ((s_CSAwallace_cla8_u_cla16_and18 >> 0) & 0x01);
|
|
s_CSAwallace_cla8_u_cla16_or7 = ((s_CSAwallace_cla8_u_cla16_or6 >> 0) & 0x01) | ((s_CSAwallace_cla8_u_cla16_and19 >> 0) & 0x01);
|
|
s_CSAwallace_cla8_u_cla16_or8 = ((s_CSAwallace_cla8_u_cla16_pg_logic10_and0 >> 0) & 0x01) | ((s_CSAwallace_cla8_u_cla16_or7 >> 0) & 0x01);
|
|
s_CSAwallace_cla8_u_cla16_pg_logic11_or0 = ((s_CSAwallace_cla8_csa5_csa_component_fa11_xor1 >> 0) & 0x01) | ((s_CSAwallace_cla8_csa5_csa_component_fa10_or0 >> 0) & 0x01);
|
|
s_CSAwallace_cla8_u_cla16_pg_logic11_and0 = ((s_CSAwallace_cla8_csa5_csa_component_fa11_xor1 >> 0) & 0x01) & ((s_CSAwallace_cla8_csa5_csa_component_fa10_or0 >> 0) & 0x01);
|
|
s_CSAwallace_cla8_u_cla16_pg_logic11_xor0 = ((s_CSAwallace_cla8_csa5_csa_component_fa11_xor1 >> 0) & 0x01) ^ ((s_CSAwallace_cla8_csa5_csa_component_fa10_or0 >> 0) & 0x01);
|
|
s_CSAwallace_cla8_u_cla16_xor11 = ((s_CSAwallace_cla8_u_cla16_pg_logic11_xor0 >> 0) & 0x01) ^ ((s_CSAwallace_cla8_u_cla16_or8 >> 0) & 0x01);
|
|
s_CSAwallace_cla8_u_cla16_and20 = ((s_CSAwallace_cla8_u_cla16_or2 >> 0) & 0x01) & ((s_CSAwallace_cla8_u_cla16_pg_logic10_or0 >> 0) & 0x01);
|
|
s_CSAwallace_cla8_u_cla16_and21 = ((s_CSAwallace_cla8_u_cla16_pg_logic11_or0 >> 0) & 0x01) & ((s_CSAwallace_cla8_u_cla16_pg_logic9_or0 >> 0) & 0x01);
|
|
s_CSAwallace_cla8_u_cla16_and22 = ((s_CSAwallace_cla8_u_cla16_and20 >> 0) & 0x01) & ((s_CSAwallace_cla8_u_cla16_and21 >> 0) & 0x01);
|
|
s_CSAwallace_cla8_u_cla16_and23 = ((s_CSAwallace_cla8_u_cla16_and22 >> 0) & 0x01) & ((s_CSAwallace_cla8_u_cla16_pg_logic8_or0 >> 0) & 0x01);
|
|
s_CSAwallace_cla8_u_cla16_and24 = ((s_CSAwallace_cla8_u_cla16_pg_logic8_and0 >> 0) & 0x01) & ((s_CSAwallace_cla8_u_cla16_pg_logic10_or0 >> 0) & 0x01);
|
|
s_CSAwallace_cla8_u_cla16_and25 = ((s_CSAwallace_cla8_u_cla16_pg_logic11_or0 >> 0) & 0x01) & ((s_CSAwallace_cla8_u_cla16_pg_logic9_or0 >> 0) & 0x01);
|
|
s_CSAwallace_cla8_u_cla16_and26 = ((s_CSAwallace_cla8_u_cla16_and24 >> 0) & 0x01) & ((s_CSAwallace_cla8_u_cla16_and25 >> 0) & 0x01);
|
|
s_CSAwallace_cla8_u_cla16_and27 = ((s_CSAwallace_cla8_u_cla16_pg_logic9_and0 >> 0) & 0x01) & ((s_CSAwallace_cla8_u_cla16_pg_logic11_or0 >> 0) & 0x01);
|
|
s_CSAwallace_cla8_u_cla16_and28 = ((s_CSAwallace_cla8_u_cla16_and27 >> 0) & 0x01) & ((s_CSAwallace_cla8_u_cla16_pg_logic10_or0 >> 0) & 0x01);
|
|
s_CSAwallace_cla8_u_cla16_and29 = ((s_CSAwallace_cla8_u_cla16_pg_logic10_and0 >> 0) & 0x01) & ((s_CSAwallace_cla8_u_cla16_pg_logic11_or0 >> 0) & 0x01);
|
|
s_CSAwallace_cla8_u_cla16_or9 = ((s_CSAwallace_cla8_u_cla16_and23 >> 0) & 0x01) | ((s_CSAwallace_cla8_u_cla16_and28 >> 0) & 0x01);
|
|
s_CSAwallace_cla8_u_cla16_or10 = ((s_CSAwallace_cla8_u_cla16_and26 >> 0) & 0x01) | ((s_CSAwallace_cla8_u_cla16_and29 >> 0) & 0x01);
|
|
s_CSAwallace_cla8_u_cla16_or11 = ((s_CSAwallace_cla8_u_cla16_or9 >> 0) & 0x01) | ((s_CSAwallace_cla8_u_cla16_or10 >> 0) & 0x01);
|
|
s_CSAwallace_cla8_u_cla16_or12 = ((s_CSAwallace_cla8_u_cla16_pg_logic11_and0 >> 0) & 0x01) | ((s_CSAwallace_cla8_u_cla16_or11 >> 0) & 0x01);
|
|
s_CSAwallace_cla8_u_cla16_pg_logic12_or0 = ((s_CSAwallace_cla8_csa5_csa_component_fa12_xor1 >> 0) & 0x01) | ((s_CSAwallace_cla8_csa5_csa_component_fa11_or0 >> 0) & 0x01);
|
|
s_CSAwallace_cla8_u_cla16_pg_logic12_and0 = ((s_CSAwallace_cla8_csa5_csa_component_fa12_xor1 >> 0) & 0x01) & ((s_CSAwallace_cla8_csa5_csa_component_fa11_or0 >> 0) & 0x01);
|
|
s_CSAwallace_cla8_u_cla16_pg_logic12_xor0 = ((s_CSAwallace_cla8_csa5_csa_component_fa12_xor1 >> 0) & 0x01) ^ ((s_CSAwallace_cla8_csa5_csa_component_fa11_or0 >> 0) & 0x01);
|
|
s_CSAwallace_cla8_u_cla16_xor12 = ((s_CSAwallace_cla8_u_cla16_pg_logic12_xor0 >> 0) & 0x01) ^ ((s_CSAwallace_cla8_u_cla16_or12 >> 0) & 0x01);
|
|
s_CSAwallace_cla8_u_cla16_and30 = ((s_CSAwallace_cla8_u_cla16_or12 >> 0) & 0x01) & ((s_CSAwallace_cla8_u_cla16_pg_logic12_or0 >> 0) & 0x01);
|
|
s_CSAwallace_cla8_u_cla16_or13 = ((s_CSAwallace_cla8_u_cla16_pg_logic12_and0 >> 0) & 0x01) | ((s_CSAwallace_cla8_u_cla16_and30 >> 0) & 0x01);
|
|
s_CSAwallace_cla8_u_cla16_pg_logic13_or0 = ((s_CSAwallace_cla8_csa5_csa_component_fa13_xor1 >> 0) & 0x01) | ((s_CSAwallace_cla8_csa5_csa_component_fa12_or0 >> 0) & 0x01);
|
|
s_CSAwallace_cla8_u_cla16_pg_logic13_and0 = ((s_CSAwallace_cla8_csa5_csa_component_fa13_xor1 >> 0) & 0x01) & ((s_CSAwallace_cla8_csa5_csa_component_fa12_or0 >> 0) & 0x01);
|
|
s_CSAwallace_cla8_u_cla16_pg_logic13_xor0 = ((s_CSAwallace_cla8_csa5_csa_component_fa13_xor1 >> 0) & 0x01) ^ ((s_CSAwallace_cla8_csa5_csa_component_fa12_or0 >> 0) & 0x01);
|
|
s_CSAwallace_cla8_u_cla16_xor13 = ((s_CSAwallace_cla8_u_cla16_pg_logic13_xor0 >> 0) & 0x01) ^ ((s_CSAwallace_cla8_u_cla16_or13 >> 0) & 0x01);
|
|
s_CSAwallace_cla8_u_cla16_and31 = ((s_CSAwallace_cla8_u_cla16_or12 >> 0) & 0x01) & ((s_CSAwallace_cla8_u_cla16_pg_logic13_or0 >> 0) & 0x01);
|
|
s_CSAwallace_cla8_u_cla16_and32 = ((s_CSAwallace_cla8_u_cla16_and31 >> 0) & 0x01) & ((s_CSAwallace_cla8_u_cla16_pg_logic12_or0 >> 0) & 0x01);
|
|
s_CSAwallace_cla8_u_cla16_and33 = ((s_CSAwallace_cla8_u_cla16_pg_logic12_and0 >> 0) & 0x01) & ((s_CSAwallace_cla8_u_cla16_pg_logic13_or0 >> 0) & 0x01);
|
|
s_CSAwallace_cla8_u_cla16_or14 = ((s_CSAwallace_cla8_u_cla16_and32 >> 0) & 0x01) | ((s_CSAwallace_cla8_u_cla16_and33 >> 0) & 0x01);
|
|
s_CSAwallace_cla8_u_cla16_or15 = ((s_CSAwallace_cla8_u_cla16_pg_logic13_and0 >> 0) & 0x01) | ((s_CSAwallace_cla8_u_cla16_or14 >> 0) & 0x01);
|
|
s_CSAwallace_cla8_u_cla16_pg_logic14_or0 = ((s_CSAwallace_cla8_csa5_csa_component_fa14_xor1 >> 0) & 0x01) | ((s_CSAwallace_cla8_csa5_csa_component_fa13_or0 >> 0) & 0x01);
|
|
s_CSAwallace_cla8_u_cla16_pg_logic14_and0 = ((s_CSAwallace_cla8_csa5_csa_component_fa14_xor1 >> 0) & 0x01) & ((s_CSAwallace_cla8_csa5_csa_component_fa13_or0 >> 0) & 0x01);
|
|
s_CSAwallace_cla8_u_cla16_pg_logic14_xor0 = ((s_CSAwallace_cla8_csa5_csa_component_fa14_xor1 >> 0) & 0x01) ^ ((s_CSAwallace_cla8_csa5_csa_component_fa13_or0 >> 0) & 0x01);
|
|
s_CSAwallace_cla8_u_cla16_xor14 = ((s_CSAwallace_cla8_u_cla16_pg_logic14_xor0 >> 0) & 0x01) ^ ((s_CSAwallace_cla8_u_cla16_or15 >> 0) & 0x01);
|
|
s_CSAwallace_cla8_u_cla16_and34 = ((s_CSAwallace_cla8_u_cla16_or12 >> 0) & 0x01) & ((s_CSAwallace_cla8_u_cla16_pg_logic13_or0 >> 0) & 0x01);
|
|
s_CSAwallace_cla8_u_cla16_and35 = ((s_CSAwallace_cla8_u_cla16_pg_logic14_or0 >> 0) & 0x01) & ((s_CSAwallace_cla8_u_cla16_pg_logic12_or0 >> 0) & 0x01);
|
|
s_CSAwallace_cla8_u_cla16_and36 = ((s_CSAwallace_cla8_u_cla16_and34 >> 0) & 0x01) & ((s_CSAwallace_cla8_u_cla16_and35 >> 0) & 0x01);
|
|
s_CSAwallace_cla8_u_cla16_and37 = ((s_CSAwallace_cla8_u_cla16_pg_logic12_and0 >> 0) & 0x01) & ((s_CSAwallace_cla8_u_cla16_pg_logic14_or0 >> 0) & 0x01);
|
|
s_CSAwallace_cla8_u_cla16_and38 = ((s_CSAwallace_cla8_u_cla16_and37 >> 0) & 0x01) & ((s_CSAwallace_cla8_u_cla16_pg_logic13_or0 >> 0) & 0x01);
|
|
s_CSAwallace_cla8_u_cla16_and39 = ((s_CSAwallace_cla8_u_cla16_pg_logic13_and0 >> 0) & 0x01) & ((s_CSAwallace_cla8_u_cla16_pg_logic14_or0 >> 0) & 0x01);
|
|
s_CSAwallace_cla8_u_cla16_or16 = ((s_CSAwallace_cla8_u_cla16_and36 >> 0) & 0x01) | ((s_CSAwallace_cla8_u_cla16_and38 >> 0) & 0x01);
|
|
s_CSAwallace_cla8_u_cla16_or17 = ((s_CSAwallace_cla8_u_cla16_or16 >> 0) & 0x01) | ((s_CSAwallace_cla8_u_cla16_and39 >> 0) & 0x01);
|
|
s_CSAwallace_cla8_u_cla16_or18 = ((s_CSAwallace_cla8_u_cla16_pg_logic14_and0 >> 0) & 0x01) | ((s_CSAwallace_cla8_u_cla16_or17 >> 0) & 0x01);
|
|
s_CSAwallace_cla8_u_cla16_pg_logic15_xor0 = ~(((s_CSAwallace_cla8_csa5_csa_component_fa14_or0 >> 0) & 0x01)) & 0x01;
|
|
s_CSAwallace_cla8_u_cla16_xor15 = ((s_CSAwallace_cla8_u_cla16_pg_logic15_xor0 >> 0) & 0x01) ^ ((s_CSAwallace_cla8_u_cla16_or18 >> 0) & 0x01);
|
|
s_CSAwallace_cla8_u_cla16_and40 = ((s_CSAwallace_cla8_u_cla16_or12 >> 0) & 0x01) & ((s_CSAwallace_cla8_u_cla16_pg_logic14_or0 >> 0) & 0x01);
|
|
s_CSAwallace_cla8_u_cla16_and41 = ((s_CSAwallace_cla8_u_cla16_and40 >> 0) & 0x01) & ((s_CSAwallace_cla8_u_cla16_pg_logic13_or0 >> 0) & 0x01);
|
|
s_CSAwallace_cla8_u_cla16_and42 = ((s_CSAwallace_cla8_u_cla16_and41 >> 0) & 0x01) & ((s_CSAwallace_cla8_u_cla16_pg_logic12_or0 >> 0) & 0x01);
|
|
s_CSAwallace_cla8_u_cla16_and43 = ((s_CSAwallace_cla8_u_cla16_pg_logic12_and0 >> 0) & 0x01) & ((s_CSAwallace_cla8_u_cla16_pg_logic14_or0 >> 0) & 0x01);
|
|
s_CSAwallace_cla8_u_cla16_and44 = ((s_CSAwallace_cla8_u_cla16_and43 >> 0) & 0x01) & ((s_CSAwallace_cla8_u_cla16_pg_logic13_or0 >> 0) & 0x01);
|
|
s_CSAwallace_cla8_u_cla16_and45 = ((s_CSAwallace_cla8_u_cla16_pg_logic13_and0 >> 0) & 0x01) & ((s_CSAwallace_cla8_u_cla16_pg_logic14_or0 >> 0) & 0x01);
|
|
s_CSAwallace_cla8_u_cla16_or19 = ((s_CSAwallace_cla8_u_cla16_and42 >> 0) & 0x01) | ((s_CSAwallace_cla8_u_cla16_and45 >> 0) & 0x01);
|
|
s_CSAwallace_cla8_u_cla16_or20 = ((s_CSAwallace_cla8_u_cla16_and44 >> 0) & 0x01) | ((s_CSAwallace_cla8_u_cla16_pg_logic14_and0 >> 0) & 0x01);
|
|
s_CSAwallace_cla8_u_cla16_or21 = ((s_CSAwallace_cla8_u_cla16_or19 >> 0) & 0x01) | ((s_CSAwallace_cla8_u_cla16_or20 >> 0) & 0x01);
|
|
s_CSAwallace_cla8_u_cla16_or22 = ((s_CSAwallace_cla8_csa5_csa_component_fa14_or0 >> 0) & 0x01) | ((s_CSAwallace_cla8_u_cla16_or21 >> 0) & 0x01);
|
|
s_CSAwallace_cla8_xor0 = ~(((s_CSAwallace_cla8_u_cla16_xor15 >> 0) & 0x01)) & 0x01;
|
|
|
|
s_CSAwallace_cla8_out |= ((s_CSAwallace_cla8_and_0_0 >> 0) & 0x01ull) << 0;
|
|
s_CSAwallace_cla8_out |= ((s_CSAwallace_cla8_csa0_csa_component_fa1_xor0 >> 0) & 0x01ull) << 1;
|
|
s_CSAwallace_cla8_out |= ((s_CSAwallace_cla8_csa2_csa_component_fa2_xor0 >> 0) & 0x01ull) << 2;
|
|
s_CSAwallace_cla8_out |= ((s_CSAwallace_cla8_csa4_csa_component_fa3_xor0 >> 0) & 0x01ull) << 3;
|
|
s_CSAwallace_cla8_out |= ((s_CSAwallace_cla8_csa5_csa_component_fa4_xor0 >> 0) & 0x01ull) << 4;
|
|
s_CSAwallace_cla8_out |= ((s_CSAwallace_cla8_u_cla16_pg_logic5_xor0 >> 0) & 0x01ull) << 5;
|
|
s_CSAwallace_cla8_out |= ((s_CSAwallace_cla8_u_cla16_xor6 >> 0) & 0x01ull) << 6;
|
|
s_CSAwallace_cla8_out |= ((s_CSAwallace_cla8_u_cla16_xor7 >> 0) & 0x01ull) << 7;
|
|
s_CSAwallace_cla8_out |= ((s_CSAwallace_cla8_u_cla16_xor8 >> 0) & 0x01ull) << 8;
|
|
s_CSAwallace_cla8_out |= ((s_CSAwallace_cla8_u_cla16_xor9 >> 0) & 0x01ull) << 9;
|
|
s_CSAwallace_cla8_out |= ((s_CSAwallace_cla8_u_cla16_xor10 >> 0) & 0x01ull) << 10;
|
|
s_CSAwallace_cla8_out |= ((s_CSAwallace_cla8_u_cla16_xor11 >> 0) & 0x01ull) << 11;
|
|
s_CSAwallace_cla8_out |= ((s_CSAwallace_cla8_u_cla16_xor12 >> 0) & 0x01ull) << 12;
|
|
s_CSAwallace_cla8_out |= ((s_CSAwallace_cla8_u_cla16_xor13 >> 0) & 0x01ull) << 13;
|
|
s_CSAwallace_cla8_out |= ((s_CSAwallace_cla8_u_cla16_xor14 >> 0) & 0x01ull) << 14;
|
|
s_CSAwallace_cla8_out |= ((s_CSAwallace_cla8_xor0 >> 0) & 0x01ull) << 15;
|
|
s_CSAwallace_cla8_out |= ((s_CSAwallace_cla8_xor0 >> 0) & 0x01ull) << 16;
|
|
s_CSAwallace_cla8_out |= ((s_CSAwallace_cla8_xor0 >> 0) & 0x01ull) << 17;
|
|
s_CSAwallace_cla8_out |= ((s_CSAwallace_cla8_xor0 >> 0) & 0x01ull) << 18;
|
|
s_CSAwallace_cla8_out |= ((s_CSAwallace_cla8_xor0 >> 0) & 0x01ull) << 19;
|
|
s_CSAwallace_cla8_out |= ((s_CSAwallace_cla8_xor0 >> 0) & 0x01ull) << 20;
|
|
s_CSAwallace_cla8_out |= ((s_CSAwallace_cla8_xor0 >> 0) & 0x01ull) << 21;
|
|
s_CSAwallace_cla8_out |= ((s_CSAwallace_cla8_xor0 >> 0) & 0x01ull) << 22;
|
|
s_CSAwallace_cla8_out |= ((s_CSAwallace_cla8_xor0 >> 0) & 0x01ull) << 23;
|
|
s_CSAwallace_cla8_out |= ((s_CSAwallace_cla8_xor0 >> 0) & 0x01ull) << 24;
|
|
s_CSAwallace_cla8_out |= ((s_CSAwallace_cla8_xor0 >> 0) & 0x01ull) << 25;
|
|
s_CSAwallace_cla8_out |= ((s_CSAwallace_cla8_xor0 >> 0) & 0x01ull) << 26;
|
|
s_CSAwallace_cla8_out |= ((s_CSAwallace_cla8_xor0 >> 0) & 0x01ull) << 27;
|
|
s_CSAwallace_cla8_out |= ((s_CSAwallace_cla8_xor0 >> 0) & 0x01ull) << 28;
|
|
s_CSAwallace_cla8_out |= ((s_CSAwallace_cla8_xor0 >> 0) & 0x01ull) << 29;
|
|
s_CSAwallace_cla8_out |= ((s_CSAwallace_cla8_xor0 >> 0) & 0x01ull) << 30;
|
|
s_CSAwallace_cla8_out |= ((s_CSAwallace_cla8_xor0 >> 0) & 0x01ull) << 31;
|
|
s_CSAwallace_cla8_out |= ((s_CSAwallace_cla8_xor0 >> 0) & 0x01ull) << 32;
|
|
s_CSAwallace_cla8_out |= ((s_CSAwallace_cla8_xor0 >> 0) & 0x01ull) << 33;
|
|
s_CSAwallace_cla8_out |= ((s_CSAwallace_cla8_xor0 >> 0) & 0x01ull) << 34;
|
|
s_CSAwallace_cla8_out |= ((s_CSAwallace_cla8_xor0 >> 0) & 0x01ull) << 35;
|
|
s_CSAwallace_cla8_out |= ((s_CSAwallace_cla8_xor0 >> 0) & 0x01ull) << 36;
|
|
s_CSAwallace_cla8_out |= ((s_CSAwallace_cla8_xor0 >> 0) & 0x01ull) << 37;
|
|
s_CSAwallace_cla8_out |= ((s_CSAwallace_cla8_xor0 >> 0) & 0x01ull) << 38;
|
|
s_CSAwallace_cla8_out |= ((s_CSAwallace_cla8_xor0 >> 0) & 0x01ull) << 39;
|
|
s_CSAwallace_cla8_out |= ((s_CSAwallace_cla8_xor0 >> 0) & 0x01ull) << 40;
|
|
s_CSAwallace_cla8_out |= ((s_CSAwallace_cla8_xor0 >> 0) & 0x01ull) << 41;
|
|
s_CSAwallace_cla8_out |= ((s_CSAwallace_cla8_xor0 >> 0) & 0x01ull) << 42;
|
|
s_CSAwallace_cla8_out |= ((s_CSAwallace_cla8_xor0 >> 0) & 0x01ull) << 43;
|
|
s_CSAwallace_cla8_out |= ((s_CSAwallace_cla8_xor0 >> 0) & 0x01ull) << 44;
|
|
s_CSAwallace_cla8_out |= ((s_CSAwallace_cla8_xor0 >> 0) & 0x01ull) << 45;
|
|
s_CSAwallace_cla8_out |= ((s_CSAwallace_cla8_xor0 >> 0) & 0x01ull) << 46;
|
|
s_CSAwallace_cla8_out |= ((s_CSAwallace_cla8_xor0 >> 0) & 0x01ull) << 47;
|
|
s_CSAwallace_cla8_out |= ((s_CSAwallace_cla8_xor0 >> 0) & 0x01ull) << 48;
|
|
s_CSAwallace_cla8_out |= ((s_CSAwallace_cla8_xor0 >> 0) & 0x01ull) << 49;
|
|
s_CSAwallace_cla8_out |= ((s_CSAwallace_cla8_xor0 >> 0) & 0x01ull) << 50;
|
|
s_CSAwallace_cla8_out |= ((s_CSAwallace_cla8_xor0 >> 0) & 0x01ull) << 51;
|
|
s_CSAwallace_cla8_out |= ((s_CSAwallace_cla8_xor0 >> 0) & 0x01ull) << 52;
|
|
s_CSAwallace_cla8_out |= ((s_CSAwallace_cla8_xor0 >> 0) & 0x01ull) << 53;
|
|
s_CSAwallace_cla8_out |= ((s_CSAwallace_cla8_xor0 >> 0) & 0x01ull) << 54;
|
|
s_CSAwallace_cla8_out |= ((s_CSAwallace_cla8_xor0 >> 0) & 0x01ull) << 55;
|
|
s_CSAwallace_cla8_out |= ((s_CSAwallace_cla8_xor0 >> 0) & 0x01ull) << 56;
|
|
s_CSAwallace_cla8_out |= ((s_CSAwallace_cla8_xor0 >> 0) & 0x01ull) << 57;
|
|
s_CSAwallace_cla8_out |= ((s_CSAwallace_cla8_xor0 >> 0) & 0x01ull) << 58;
|
|
s_CSAwallace_cla8_out |= ((s_CSAwallace_cla8_xor0 >> 0) & 0x01ull) << 59;
|
|
s_CSAwallace_cla8_out |= ((s_CSAwallace_cla8_xor0 >> 0) & 0x01ull) << 60;
|
|
s_CSAwallace_cla8_out |= ((s_CSAwallace_cla8_xor0 >> 0) & 0x01ull) << 61;
|
|
s_CSAwallace_cla8_out |= ((s_CSAwallace_cla8_xor0 >> 0) & 0x01ull) << 62;
|
|
s_CSAwallace_cla8_out |= ((s_CSAwallace_cla8_xor0 >> 0) & 0x01ull) << 63;
|
|
return s_CSAwallace_cla8_out;
|
|
} |