mirror of
https://github.com/ehw-fit/ariths-gen.git
synced 2025-04-21 22:31:22 +01:00
253 lines
14 KiB
C
253 lines
14 KiB
C
#include <stdio.h>
|
|
#include <stdint.h>
|
|
|
|
uint8_t and_gate(uint8_t a, uint8_t b){
|
|
return ((a >> 0) & 0x01) & ((b >> 0) & 0x01);
|
|
}
|
|
|
|
uint8_t nand_gate(uint8_t a, uint8_t b){
|
|
return ~(((a >> 0) & 0x01) & ((b >> 0) & 0x01)) & 0x01;
|
|
}
|
|
|
|
uint8_t xor_gate(uint8_t a, uint8_t b){
|
|
return ((a >> 0) & 0x01) ^ ((b >> 0) & 0x01);
|
|
}
|
|
|
|
uint8_t not_gate(uint8_t a){
|
|
return ~(((a >> 0) & 0x01)) & 0x01;
|
|
}
|
|
|
|
uint8_t or_gate(uint8_t a, uint8_t b){
|
|
return ((a >> 0) & 0x01) | ((b >> 0) & 0x01);
|
|
}
|
|
|
|
uint8_t ha(uint8_t a, uint8_t b){
|
|
uint8_t ha_out = 0;
|
|
uint8_t ha_xor0 = 0;
|
|
uint8_t ha_and0 = 0;
|
|
|
|
ha_xor0 = xor_gate(((a >> 0) & 0x01), ((b >> 0) & 0x01));
|
|
ha_and0 = and_gate(((a >> 0) & 0x01), ((b >> 0) & 0x01));
|
|
|
|
ha_out |= ((ha_xor0 >> 0) & 0x01ull) << 0;
|
|
ha_out |= ((ha_and0 >> 0) & 0x01ull) << 1;
|
|
return ha_out;
|
|
}
|
|
|
|
uint8_t fa(uint8_t a, uint8_t b, uint8_t cin){
|
|
uint8_t fa_out = 0;
|
|
uint8_t fa_xor0 = 0;
|
|
uint8_t fa_and0 = 0;
|
|
uint8_t fa_xor1 = 0;
|
|
uint8_t fa_and1 = 0;
|
|
uint8_t fa_or0 = 0;
|
|
|
|
fa_xor0 = xor_gate(((a >> 0) & 0x01), ((b >> 0) & 0x01));
|
|
fa_and0 = and_gate(((a >> 0) & 0x01), ((b >> 0) & 0x01));
|
|
fa_xor1 = xor_gate(((fa_xor0 >> 0) & 0x01), ((cin >> 0) & 0x01));
|
|
fa_and1 = and_gate(((fa_xor0 >> 0) & 0x01), ((cin >> 0) & 0x01));
|
|
fa_or0 = or_gate(((fa_and0 >> 0) & 0x01), ((fa_and1 >> 0) & 0x01));
|
|
|
|
fa_out |= ((fa_xor1 >> 0) & 0x01ull) << 0;
|
|
fa_out |= ((fa_or0 >> 0) & 0x01ull) << 1;
|
|
return fa_out;
|
|
}
|
|
|
|
uint8_t pg_logic(uint8_t a, uint8_t b){
|
|
uint8_t pg_logic_out = 0;
|
|
uint8_t pg_logic_or0 = 0;
|
|
uint8_t pg_logic_and0 = 0;
|
|
uint8_t pg_logic_xor0 = 0;
|
|
|
|
pg_logic_or0 = or_gate(((a >> 0) & 0x01), ((b >> 0) & 0x01));
|
|
pg_logic_and0 = and_gate(((a >> 0) & 0x01), ((b >> 0) & 0x01));
|
|
pg_logic_xor0 = xor_gate(((a >> 0) & 0x01), ((b >> 0) & 0x01));
|
|
|
|
pg_logic_out |= ((pg_logic_or0 >> 0) & 0x01ull) << 0;
|
|
pg_logic_out |= ((pg_logic_and0 >> 0) & 0x01ull) << 1;
|
|
pg_logic_out |= ((pg_logic_xor0 >> 0) & 0x01ull) << 2;
|
|
return pg_logic_out;
|
|
}
|
|
|
|
uint64_t u_cla4(uint64_t a, uint64_t b){
|
|
uint8_t u_cla4_out = 0;
|
|
uint8_t u_cla4_pg_logic0_or0 = 0;
|
|
uint8_t u_cla4_pg_logic0_and0 = 0;
|
|
uint8_t u_cla4_pg_logic0_xor0 = 0;
|
|
uint8_t u_cla4_pg_logic1_or0 = 0;
|
|
uint8_t u_cla4_pg_logic1_and0 = 0;
|
|
uint8_t u_cla4_pg_logic1_xor0 = 0;
|
|
uint8_t u_cla4_xor1 = 0;
|
|
uint8_t u_cla4_and0 = 0;
|
|
uint8_t u_cla4_or0 = 0;
|
|
uint8_t u_cla4_pg_logic2_or0 = 0;
|
|
uint8_t u_cla4_pg_logic2_and0 = 0;
|
|
uint8_t u_cla4_pg_logic2_xor0 = 0;
|
|
uint8_t u_cla4_xor2 = 0;
|
|
uint8_t u_cla4_and1 = 0;
|
|
uint8_t u_cla4_and2 = 0;
|
|
uint8_t u_cla4_and3 = 0;
|
|
uint8_t u_cla4_and4 = 0;
|
|
uint8_t u_cla4_or1 = 0;
|
|
uint8_t u_cla4_or2 = 0;
|
|
uint8_t u_cla4_pg_logic3_or0 = 0;
|
|
uint8_t u_cla4_pg_logic3_and0 = 0;
|
|
uint8_t u_cla4_pg_logic3_xor0 = 0;
|
|
uint8_t u_cla4_xor3 = 0;
|
|
uint8_t u_cla4_and5 = 0;
|
|
uint8_t u_cla4_and6 = 0;
|
|
uint8_t u_cla4_and7 = 0;
|
|
uint8_t u_cla4_and8 = 0;
|
|
uint8_t u_cla4_and9 = 0;
|
|
uint8_t u_cla4_and10 = 0;
|
|
uint8_t u_cla4_and11 = 0;
|
|
uint8_t u_cla4_or3 = 0;
|
|
uint8_t u_cla4_or4 = 0;
|
|
uint8_t u_cla4_or5 = 0;
|
|
|
|
u_cla4_pg_logic0_or0 = (pg_logic(((a >> 0) & 0x01), ((b >> 0) & 0x01)) >> 0) & 0x01;
|
|
u_cla4_pg_logic0_and0 = (pg_logic(((a >> 0) & 0x01), ((b >> 0) & 0x01)) >> 1) & 0x01;
|
|
u_cla4_pg_logic0_xor0 = (pg_logic(((a >> 0) & 0x01), ((b >> 0) & 0x01)) >> 2) & 0x01;
|
|
u_cla4_pg_logic1_or0 = (pg_logic(((a >> 1) & 0x01), ((b >> 1) & 0x01)) >> 0) & 0x01;
|
|
u_cla4_pg_logic1_and0 = (pg_logic(((a >> 1) & 0x01), ((b >> 1) & 0x01)) >> 1) & 0x01;
|
|
u_cla4_pg_logic1_xor0 = (pg_logic(((a >> 1) & 0x01), ((b >> 1) & 0x01)) >> 2) & 0x01;
|
|
u_cla4_xor1 = xor_gate(((u_cla4_pg_logic1_xor0 >> 0) & 0x01), ((u_cla4_pg_logic0_and0 >> 0) & 0x01));
|
|
u_cla4_and0 = and_gate(((u_cla4_pg_logic0_and0 >> 0) & 0x01), ((u_cla4_pg_logic1_or0 >> 0) & 0x01));
|
|
u_cla4_or0 = or_gate(((u_cla4_pg_logic1_and0 >> 0) & 0x01), ((u_cla4_and0 >> 0) & 0x01));
|
|
u_cla4_pg_logic2_or0 = (pg_logic(((a >> 2) & 0x01), ((b >> 2) & 0x01)) >> 0) & 0x01;
|
|
u_cla4_pg_logic2_and0 = (pg_logic(((a >> 2) & 0x01), ((b >> 2) & 0x01)) >> 1) & 0x01;
|
|
u_cla4_pg_logic2_xor0 = (pg_logic(((a >> 2) & 0x01), ((b >> 2) & 0x01)) >> 2) & 0x01;
|
|
u_cla4_xor2 = xor_gate(((u_cla4_pg_logic2_xor0 >> 0) & 0x01), ((u_cla4_or0 >> 0) & 0x01));
|
|
u_cla4_and1 = and_gate(((u_cla4_pg_logic2_or0 >> 0) & 0x01), ((u_cla4_pg_logic0_or0 >> 0) & 0x01));
|
|
u_cla4_and2 = and_gate(((u_cla4_pg_logic0_and0 >> 0) & 0x01), ((u_cla4_pg_logic2_or0 >> 0) & 0x01));
|
|
u_cla4_and3 = and_gate(((u_cla4_and2 >> 0) & 0x01), ((u_cla4_pg_logic1_or0 >> 0) & 0x01));
|
|
u_cla4_and4 = and_gate(((u_cla4_pg_logic1_and0 >> 0) & 0x01), ((u_cla4_pg_logic2_or0 >> 0) & 0x01));
|
|
u_cla4_or1 = or_gate(((u_cla4_and3 >> 0) & 0x01), ((u_cla4_and4 >> 0) & 0x01));
|
|
u_cla4_or2 = or_gate(((u_cla4_pg_logic2_and0 >> 0) & 0x01), ((u_cla4_or1 >> 0) & 0x01));
|
|
u_cla4_pg_logic3_or0 = (pg_logic(((a >> 3) & 0x01), ((b >> 3) & 0x01)) >> 0) & 0x01;
|
|
u_cla4_pg_logic3_and0 = (pg_logic(((a >> 3) & 0x01), ((b >> 3) & 0x01)) >> 1) & 0x01;
|
|
u_cla4_pg_logic3_xor0 = (pg_logic(((a >> 3) & 0x01), ((b >> 3) & 0x01)) >> 2) & 0x01;
|
|
u_cla4_xor3 = xor_gate(((u_cla4_pg_logic3_xor0 >> 0) & 0x01), ((u_cla4_or2 >> 0) & 0x01));
|
|
u_cla4_and5 = and_gate(((u_cla4_pg_logic3_or0 >> 0) & 0x01), ((u_cla4_pg_logic1_or0 >> 0) & 0x01));
|
|
u_cla4_and6 = and_gate(((u_cla4_pg_logic0_and0 >> 0) & 0x01), ((u_cla4_pg_logic2_or0 >> 0) & 0x01));
|
|
u_cla4_and7 = and_gate(((u_cla4_pg_logic3_or0 >> 0) & 0x01), ((u_cla4_pg_logic1_or0 >> 0) & 0x01));
|
|
u_cla4_and8 = and_gate(((u_cla4_and6 >> 0) & 0x01), ((u_cla4_and7 >> 0) & 0x01));
|
|
u_cla4_and9 = and_gate(((u_cla4_pg_logic1_and0 >> 0) & 0x01), ((u_cla4_pg_logic3_or0 >> 0) & 0x01));
|
|
u_cla4_and10 = and_gate(((u_cla4_and9 >> 0) & 0x01), ((u_cla4_pg_logic2_or0 >> 0) & 0x01));
|
|
u_cla4_and11 = and_gate(((u_cla4_pg_logic2_and0 >> 0) & 0x01), ((u_cla4_pg_logic3_or0 >> 0) & 0x01));
|
|
u_cla4_or3 = or_gate(((u_cla4_and8 >> 0) & 0x01), ((u_cla4_and11 >> 0) & 0x01));
|
|
u_cla4_or4 = or_gate(((u_cla4_and10 >> 0) & 0x01), ((u_cla4_or3 >> 0) & 0x01));
|
|
u_cla4_or5 = or_gate(((u_cla4_pg_logic3_and0 >> 0) & 0x01), ((u_cla4_or4 >> 0) & 0x01));
|
|
|
|
u_cla4_out |= ((u_cla4_pg_logic0_xor0 >> 0) & 0x01ull) << 0;
|
|
u_cla4_out |= ((u_cla4_xor1 >> 0) & 0x01ull) << 1;
|
|
u_cla4_out |= ((u_cla4_xor2 >> 0) & 0x01ull) << 2;
|
|
u_cla4_out |= ((u_cla4_xor3 >> 0) & 0x01ull) << 3;
|
|
u_cla4_out |= ((u_cla4_or5 >> 0) & 0x01ull) << 4;
|
|
return u_cla4_out;
|
|
}
|
|
|
|
int64_t s_csamul_cla4(int64_t a, int64_t b){
|
|
int8_t s_csamul_cla4_out = 0;
|
|
uint8_t s_csamul_cla4_and0_0 = 0;
|
|
uint8_t s_csamul_cla4_and1_0 = 0;
|
|
uint8_t s_csamul_cla4_and2_0 = 0;
|
|
uint8_t s_csamul_cla4_nand3_0 = 0;
|
|
uint8_t s_csamul_cla4_and0_1 = 0;
|
|
uint8_t s_csamul_cla4_ha0_1_xor0 = 0;
|
|
uint8_t s_csamul_cla4_ha0_1_and0 = 0;
|
|
uint8_t s_csamul_cla4_and1_1 = 0;
|
|
uint8_t s_csamul_cla4_ha1_1_xor0 = 0;
|
|
uint8_t s_csamul_cla4_ha1_1_and0 = 0;
|
|
uint8_t s_csamul_cla4_and2_1 = 0;
|
|
uint8_t s_csamul_cla4_ha2_1_xor0 = 0;
|
|
uint8_t s_csamul_cla4_ha2_1_and0 = 0;
|
|
uint8_t s_csamul_cla4_nand3_1 = 0;
|
|
uint8_t s_csamul_cla4_ha3_1_xor0 = 0;
|
|
uint8_t s_csamul_cla4_and0_2 = 0;
|
|
uint8_t s_csamul_cla4_fa0_2_xor1 = 0;
|
|
uint8_t s_csamul_cla4_fa0_2_or0 = 0;
|
|
uint8_t s_csamul_cla4_and1_2 = 0;
|
|
uint8_t s_csamul_cla4_fa1_2_xor1 = 0;
|
|
uint8_t s_csamul_cla4_fa1_2_or0 = 0;
|
|
uint8_t s_csamul_cla4_and2_2 = 0;
|
|
uint8_t s_csamul_cla4_fa2_2_xor1 = 0;
|
|
uint8_t s_csamul_cla4_fa2_2_or0 = 0;
|
|
uint8_t s_csamul_cla4_nand3_2 = 0;
|
|
uint8_t s_csamul_cla4_ha3_2_xor0 = 0;
|
|
uint8_t s_csamul_cla4_ha3_2_and0 = 0;
|
|
uint8_t s_csamul_cla4_nand0_3 = 0;
|
|
uint8_t s_csamul_cla4_fa0_3_xor1 = 0;
|
|
uint8_t s_csamul_cla4_fa0_3_or0 = 0;
|
|
uint8_t s_csamul_cla4_nand1_3 = 0;
|
|
uint8_t s_csamul_cla4_fa1_3_xor1 = 0;
|
|
uint8_t s_csamul_cla4_fa1_3_or0 = 0;
|
|
uint8_t s_csamul_cla4_nand2_3 = 0;
|
|
uint8_t s_csamul_cla4_fa2_3_xor1 = 0;
|
|
uint8_t s_csamul_cla4_fa2_3_or0 = 0;
|
|
uint8_t s_csamul_cla4_and3_3 = 0;
|
|
uint8_t s_csamul_cla4_ha3_3_xor0 = 0;
|
|
uint8_t s_csamul_cla4_ha3_3_and0 = 0;
|
|
uint64_t s_csamul_cla4_u_cla4_a = 0;
|
|
uint64_t s_csamul_cla4_u_cla4_b = 0;
|
|
uint64_t s_csamul_cla4_u_cla4_out = 0;
|
|
|
|
s_csamul_cla4_and0_0 = and_gate(((a >> 0) & 0x01), ((b >> 0) & 0x01));
|
|
s_csamul_cla4_and1_0 = and_gate(((a >> 1) & 0x01), ((b >> 0) & 0x01));
|
|
s_csamul_cla4_and2_0 = and_gate(((a >> 2) & 0x01), ((b >> 0) & 0x01));
|
|
s_csamul_cla4_nand3_0 = nand_gate(((a >> 3) & 0x01), ((b >> 0) & 0x01));
|
|
s_csamul_cla4_and0_1 = and_gate(((a >> 0) & 0x01), ((b >> 1) & 0x01));
|
|
s_csamul_cla4_ha0_1_xor0 = (ha(((s_csamul_cla4_and0_1 >> 0) & 0x01), ((s_csamul_cla4_and1_0 >> 0) & 0x01)) >> 0) & 0x01;
|
|
s_csamul_cla4_ha0_1_and0 = (ha(((s_csamul_cla4_and0_1 >> 0) & 0x01), ((s_csamul_cla4_and1_0 >> 0) & 0x01)) >> 1) & 0x01;
|
|
s_csamul_cla4_and1_1 = and_gate(((a >> 1) & 0x01), ((b >> 1) & 0x01));
|
|
s_csamul_cla4_ha1_1_xor0 = (ha(((s_csamul_cla4_and1_1 >> 0) & 0x01), ((s_csamul_cla4_and2_0 >> 0) & 0x01)) >> 0) & 0x01;
|
|
s_csamul_cla4_ha1_1_and0 = (ha(((s_csamul_cla4_and1_1 >> 0) & 0x01), ((s_csamul_cla4_and2_0 >> 0) & 0x01)) >> 1) & 0x01;
|
|
s_csamul_cla4_and2_1 = and_gate(((a >> 2) & 0x01), ((b >> 1) & 0x01));
|
|
s_csamul_cla4_ha2_1_xor0 = (ha(((s_csamul_cla4_and2_1 >> 0) & 0x01), ((s_csamul_cla4_nand3_0 >> 0) & 0x01)) >> 0) & 0x01;
|
|
s_csamul_cla4_ha2_1_and0 = (ha(((s_csamul_cla4_and2_1 >> 0) & 0x01), ((s_csamul_cla4_nand3_0 >> 0) & 0x01)) >> 1) & 0x01;
|
|
s_csamul_cla4_nand3_1 = nand_gate(((a >> 3) & 0x01), ((b >> 1) & 0x01));
|
|
s_csamul_cla4_ha3_1_xor0 = (ha(((s_csamul_cla4_nand3_1 >> 0) & 0x01), (0x01)) >> 0) & 0x01;
|
|
s_csamul_cla4_and0_2 = and_gate(((a >> 0) & 0x01), ((b >> 2) & 0x01));
|
|
s_csamul_cla4_fa0_2_xor1 = (fa(((s_csamul_cla4_and0_2 >> 0) & 0x01), ((s_csamul_cla4_ha1_1_xor0 >> 0) & 0x01), ((s_csamul_cla4_ha0_1_and0 >> 0) & 0x01)) >> 0) & 0x01;
|
|
s_csamul_cla4_fa0_2_or0 = (fa(((s_csamul_cla4_and0_2 >> 0) & 0x01), ((s_csamul_cla4_ha1_1_xor0 >> 0) & 0x01), ((s_csamul_cla4_ha0_1_and0 >> 0) & 0x01)) >> 1) & 0x01;
|
|
s_csamul_cla4_and1_2 = and_gate(((a >> 1) & 0x01), ((b >> 2) & 0x01));
|
|
s_csamul_cla4_fa1_2_xor1 = (fa(((s_csamul_cla4_and1_2 >> 0) & 0x01), ((s_csamul_cla4_ha2_1_xor0 >> 0) & 0x01), ((s_csamul_cla4_ha1_1_and0 >> 0) & 0x01)) >> 0) & 0x01;
|
|
s_csamul_cla4_fa1_2_or0 = (fa(((s_csamul_cla4_and1_2 >> 0) & 0x01), ((s_csamul_cla4_ha2_1_xor0 >> 0) & 0x01), ((s_csamul_cla4_ha1_1_and0 >> 0) & 0x01)) >> 1) & 0x01;
|
|
s_csamul_cla4_and2_2 = and_gate(((a >> 2) & 0x01), ((b >> 2) & 0x01));
|
|
s_csamul_cla4_fa2_2_xor1 = (fa(((s_csamul_cla4_and2_2 >> 0) & 0x01), ((s_csamul_cla4_ha3_1_xor0 >> 0) & 0x01), ((s_csamul_cla4_ha2_1_and0 >> 0) & 0x01)) >> 0) & 0x01;
|
|
s_csamul_cla4_fa2_2_or0 = (fa(((s_csamul_cla4_and2_2 >> 0) & 0x01), ((s_csamul_cla4_ha3_1_xor0 >> 0) & 0x01), ((s_csamul_cla4_ha2_1_and0 >> 0) & 0x01)) >> 1) & 0x01;
|
|
s_csamul_cla4_nand3_2 = nand_gate(((a >> 3) & 0x01), ((b >> 2) & 0x01));
|
|
s_csamul_cla4_ha3_2_xor0 = (ha(((s_csamul_cla4_nand3_2 >> 0) & 0x01), ((s_csamul_cla4_nand3_1 >> 0) & 0x01)) >> 0) & 0x01;
|
|
s_csamul_cla4_ha3_2_and0 = (ha(((s_csamul_cla4_nand3_2 >> 0) & 0x01), ((s_csamul_cla4_nand3_1 >> 0) & 0x01)) >> 1) & 0x01;
|
|
s_csamul_cla4_nand0_3 = nand_gate(((a >> 0) & 0x01), ((b >> 3) & 0x01));
|
|
s_csamul_cla4_fa0_3_xor1 = (fa(((s_csamul_cla4_nand0_3 >> 0) & 0x01), ((s_csamul_cla4_fa1_2_xor1 >> 0) & 0x01), ((s_csamul_cla4_fa0_2_or0 >> 0) & 0x01)) >> 0) & 0x01;
|
|
s_csamul_cla4_fa0_3_or0 = (fa(((s_csamul_cla4_nand0_3 >> 0) & 0x01), ((s_csamul_cla4_fa1_2_xor1 >> 0) & 0x01), ((s_csamul_cla4_fa0_2_or0 >> 0) & 0x01)) >> 1) & 0x01;
|
|
s_csamul_cla4_nand1_3 = nand_gate(((a >> 1) & 0x01), ((b >> 3) & 0x01));
|
|
s_csamul_cla4_fa1_3_xor1 = (fa(((s_csamul_cla4_nand1_3 >> 0) & 0x01), ((s_csamul_cla4_fa2_2_xor1 >> 0) & 0x01), ((s_csamul_cla4_fa1_2_or0 >> 0) & 0x01)) >> 0) & 0x01;
|
|
s_csamul_cla4_fa1_3_or0 = (fa(((s_csamul_cla4_nand1_3 >> 0) & 0x01), ((s_csamul_cla4_fa2_2_xor1 >> 0) & 0x01), ((s_csamul_cla4_fa1_2_or0 >> 0) & 0x01)) >> 1) & 0x01;
|
|
s_csamul_cla4_nand2_3 = nand_gate(((a >> 2) & 0x01), ((b >> 3) & 0x01));
|
|
s_csamul_cla4_fa2_3_xor1 = (fa(((s_csamul_cla4_nand2_3 >> 0) & 0x01), ((s_csamul_cla4_ha3_2_xor0 >> 0) & 0x01), ((s_csamul_cla4_fa2_2_or0 >> 0) & 0x01)) >> 0) & 0x01;
|
|
s_csamul_cla4_fa2_3_or0 = (fa(((s_csamul_cla4_nand2_3 >> 0) & 0x01), ((s_csamul_cla4_ha3_2_xor0 >> 0) & 0x01), ((s_csamul_cla4_fa2_2_or0 >> 0) & 0x01)) >> 1) & 0x01;
|
|
s_csamul_cla4_and3_3 = and_gate(((a >> 3) & 0x01), ((b >> 3) & 0x01));
|
|
s_csamul_cla4_ha3_3_xor0 = (ha(((s_csamul_cla4_and3_3 >> 0) & 0x01), ((s_csamul_cla4_ha3_2_and0 >> 0) & 0x01)) >> 0) & 0x01;
|
|
s_csamul_cla4_ha3_3_and0 = (ha(((s_csamul_cla4_and3_3 >> 0) & 0x01), ((s_csamul_cla4_ha3_2_and0 >> 0) & 0x01)) >> 1) & 0x01;
|
|
s_csamul_cla4_u_cla4_a |= ((s_csamul_cla4_fa1_3_xor1 >> 0) & 0x01ull) << 0;
|
|
s_csamul_cla4_u_cla4_a |= ((s_csamul_cla4_fa2_3_xor1 >> 0) & 0x01ull) << 1;
|
|
s_csamul_cla4_u_cla4_a |= ((s_csamul_cla4_ha3_3_xor0 >> 0) & 0x01ull) << 2;
|
|
s_csamul_cla4_u_cla4_a |= (0x01) << 3;
|
|
s_csamul_cla4_u_cla4_b |= ((s_csamul_cla4_fa0_3_or0 >> 0) & 0x01ull) << 0;
|
|
s_csamul_cla4_u_cla4_b |= ((s_csamul_cla4_fa1_3_or0 >> 0) & 0x01ull) << 1;
|
|
s_csamul_cla4_u_cla4_b |= ((s_csamul_cla4_fa2_3_or0 >> 0) & 0x01ull) << 2;
|
|
s_csamul_cla4_u_cla4_b |= ((s_csamul_cla4_ha3_3_and0 >> 0) & 0x01ull) << 3;
|
|
s_csamul_cla4_u_cla4_out = u_cla4(s_csamul_cla4_u_cla4_a, s_csamul_cla4_u_cla4_b);
|
|
|
|
s_csamul_cla4_out |= ((s_csamul_cla4_and0_0 >> 0) & 0x01ull) << 0;
|
|
s_csamul_cla4_out |= ((s_csamul_cla4_ha0_1_xor0 >> 0) & 0x01ull) << 1;
|
|
s_csamul_cla4_out |= ((s_csamul_cla4_fa0_2_xor1 >> 0) & 0x01ull) << 2;
|
|
s_csamul_cla4_out |= ((s_csamul_cla4_fa0_3_xor1 >> 0) & 0x01ull) << 3;
|
|
s_csamul_cla4_out |= ((s_csamul_cla4_u_cla4_out >> 0) & 0x01ull) << 4;
|
|
s_csamul_cla4_out |= ((s_csamul_cla4_u_cla4_out >> 1) & 0x01ull) << 5;
|
|
s_csamul_cla4_out |= ((s_csamul_cla4_u_cla4_out >> 2) & 0x01ull) << 6;
|
|
s_csamul_cla4_out |= ((s_csamul_cla4_u_cla4_out >> 3) & 0x01ull) << 7;
|
|
return s_csamul_cla4_out;
|
|
} |