mirror of
https://github.com/ehw-fit/ariths-gen.git
synced 2025-04-22 14:51:22 +01:00
53 lines
2.0 KiB
Verilog
53 lines
2.0 KiB
Verilog
module xor_gate(input a, input b, output out);
|
|
assign out = a ^ b;
|
|
endmodule
|
|
|
|
module and_gate(input a, input b, output out);
|
|
assign out = a & b;
|
|
endmodule
|
|
|
|
module or_gate(input a, input b, output out);
|
|
assign out = a | b;
|
|
endmodule
|
|
|
|
module ha(input [0:0] a, input [0:0] b, output [0:0] ha_xor0, output [0:0] ha_and0);
|
|
xor_gate xor_gate_ha_xor0(a[0], b[0], ha_xor0);
|
|
and_gate and_gate_ha_and0(a[0], b[0], ha_and0);
|
|
endmodule
|
|
|
|
module fa(input [0:0] a, input [0:0] b, input [0:0] cin, output [0:0] fa_xor1, output [0:0] fa_or0);
|
|
wire [0:0] fa_xor0;
|
|
wire [0:0] fa_and0;
|
|
wire [0:0] fa_and1;
|
|
xor_gate xor_gate_fa_xor0(a[0], b[0], fa_xor0);
|
|
and_gate and_gate_fa_and0(a[0], b[0], fa_and0);
|
|
xor_gate xor_gate_fa_xor1(fa_xor0[0], cin[0], fa_xor1);
|
|
and_gate and_gate_fa_and1(fa_xor0[0], cin[0], fa_and1);
|
|
or_gate or_gate_fa_or0(fa_and0[0], fa_and1[0], fa_or0);
|
|
endmodule
|
|
|
|
module h_s_rca4(input [3:0] a, input [3:0] b, output [4:0] h_s_rca4_out);
|
|
wire [0:0] h_s_rca4_ha_xor0;
|
|
wire [0:0] h_s_rca4_ha_and0;
|
|
wire [0:0] h_s_rca4_fa1_xor1;
|
|
wire [0:0] h_s_rca4_fa1_or0;
|
|
wire [0:0] h_s_rca4_fa2_xor1;
|
|
wire [0:0] h_s_rca4_fa2_or0;
|
|
wire [0:0] h_s_rca4_fa3_xor1;
|
|
wire [0:0] h_s_rca4_fa3_or0;
|
|
wire [0:0] h_s_rca4_xor0;
|
|
wire [0:0] h_s_rca4_xor1;
|
|
|
|
ha ha_h_s_rca4_ha_out(a[0], b[0], h_s_rca4_ha_xor0, h_s_rca4_ha_and0);
|
|
fa fa_h_s_rca4_fa1_out(a[1], b[1], h_s_rca4_ha_and0[0], h_s_rca4_fa1_xor1, h_s_rca4_fa1_or0);
|
|
fa fa_h_s_rca4_fa2_out(a[2], b[2], h_s_rca4_fa1_or0[0], h_s_rca4_fa2_xor1, h_s_rca4_fa2_or0);
|
|
fa fa_h_s_rca4_fa3_out(a[3], b[3], h_s_rca4_fa2_or0[0], h_s_rca4_fa3_xor1, h_s_rca4_fa3_or0);
|
|
xor_gate xor_gate_h_s_rca4_xor0(a[3], b[3], h_s_rca4_xor0);
|
|
xor_gate xor_gate_h_s_rca4_xor1(h_s_rca4_xor0[0], h_s_rca4_fa3_or0[0], h_s_rca4_xor1);
|
|
|
|
assign h_s_rca4_out[0] = h_s_rca4_ha_xor0[0];
|
|
assign h_s_rca4_out[1] = h_s_rca4_fa1_xor1[0];
|
|
assign h_s_rca4_out[2] = h_s_rca4_fa2_xor1[0];
|
|
assign h_s_rca4_out[3] = h_s_rca4_fa3_xor1[0];
|
|
assign h_s_rca4_out[4] = h_s_rca4_xor1[0];
|
|
endmodule |