mirror of
https://github.com/ehw-fit/ariths-gen.git
synced 2025-04-22 14:51:22 +01:00
56c86c13ca
* #10 CGP Circuits as inputs (#11) * CGP Circuits as inputs * #10 support of signed output in general circuit * input as output works * output connected to input (c) * automated verilog testing * output rename * Implemented CSA and Wallace tree multiplier composing of CSAs. Also did some code cleanup. * Typos fix and code cleanup. * Added new (approximate) multiplier architectures and did some minor changes regarding sign extension for c output formats. * Updated automated testing scripts. * Small bugfix in python code generation (I initially thought this line is useless). * Updated generated circuits folder. Co-authored-by: Vojta Mrazek <mrazek@fit.vutbr.cz>
259 lines
11 KiB
Verilog
259 lines
11 KiB
Verilog
module u_cska16(input [15:0] a, input [15:0] b, output [16:0] u_cska16_out);
|
|
wire u_cska16_xor0;
|
|
wire u_cska16_ha0_xor0;
|
|
wire u_cska16_ha0_and0;
|
|
wire u_cska16_xor1;
|
|
wire u_cska16_fa0_xor0;
|
|
wire u_cska16_fa0_and0;
|
|
wire u_cska16_fa0_xor1;
|
|
wire u_cska16_fa0_and1;
|
|
wire u_cska16_fa0_or0;
|
|
wire u_cska16_xor2;
|
|
wire u_cska16_fa1_xor0;
|
|
wire u_cska16_fa1_and0;
|
|
wire u_cska16_fa1_xor1;
|
|
wire u_cska16_fa1_and1;
|
|
wire u_cska16_fa1_or0;
|
|
wire u_cska16_xor3;
|
|
wire u_cska16_fa2_xor0;
|
|
wire u_cska16_fa2_and0;
|
|
wire u_cska16_fa2_xor1;
|
|
wire u_cska16_fa2_and1;
|
|
wire u_cska16_fa2_or0;
|
|
wire u_cska16_and_propagate00;
|
|
wire u_cska16_and_propagate01;
|
|
wire u_cska16_and_propagate02;
|
|
wire u_cska16_mux2to10_not0;
|
|
wire u_cska16_mux2to10_and1;
|
|
wire u_cska16_xor4;
|
|
wire u_cska16_fa3_xor0;
|
|
wire u_cska16_fa3_and0;
|
|
wire u_cska16_fa3_xor1;
|
|
wire u_cska16_fa3_and1;
|
|
wire u_cska16_fa3_or0;
|
|
wire u_cska16_xor5;
|
|
wire u_cska16_fa4_xor0;
|
|
wire u_cska16_fa4_and0;
|
|
wire u_cska16_fa4_xor1;
|
|
wire u_cska16_fa4_and1;
|
|
wire u_cska16_fa4_or0;
|
|
wire u_cska16_xor6;
|
|
wire u_cska16_fa5_xor0;
|
|
wire u_cska16_fa5_and0;
|
|
wire u_cska16_fa5_xor1;
|
|
wire u_cska16_fa5_and1;
|
|
wire u_cska16_fa5_or0;
|
|
wire u_cska16_xor7;
|
|
wire u_cska16_fa6_xor0;
|
|
wire u_cska16_fa6_and0;
|
|
wire u_cska16_fa6_xor1;
|
|
wire u_cska16_fa6_and1;
|
|
wire u_cska16_fa6_or0;
|
|
wire u_cska16_and_propagate13;
|
|
wire u_cska16_and_propagate14;
|
|
wire u_cska16_and_propagate15;
|
|
wire u_cska16_mux2to11_and0;
|
|
wire u_cska16_mux2to11_not0;
|
|
wire u_cska16_mux2to11_and1;
|
|
wire u_cska16_mux2to11_xor0;
|
|
wire u_cska16_xor8;
|
|
wire u_cska16_fa7_xor0;
|
|
wire u_cska16_fa7_and0;
|
|
wire u_cska16_fa7_xor1;
|
|
wire u_cska16_fa7_and1;
|
|
wire u_cska16_fa7_or0;
|
|
wire u_cska16_xor9;
|
|
wire u_cska16_fa8_xor0;
|
|
wire u_cska16_fa8_and0;
|
|
wire u_cska16_fa8_xor1;
|
|
wire u_cska16_fa8_and1;
|
|
wire u_cska16_fa8_or0;
|
|
wire u_cska16_xor10;
|
|
wire u_cska16_fa9_xor0;
|
|
wire u_cska16_fa9_and0;
|
|
wire u_cska16_fa9_xor1;
|
|
wire u_cska16_fa9_and1;
|
|
wire u_cska16_fa9_or0;
|
|
wire u_cska16_xor11;
|
|
wire u_cska16_fa10_xor0;
|
|
wire u_cska16_fa10_and0;
|
|
wire u_cska16_fa10_xor1;
|
|
wire u_cska16_fa10_and1;
|
|
wire u_cska16_fa10_or0;
|
|
wire u_cska16_and_propagate26;
|
|
wire u_cska16_and_propagate27;
|
|
wire u_cska16_and_propagate28;
|
|
wire u_cska16_mux2to12_and0;
|
|
wire u_cska16_mux2to12_not0;
|
|
wire u_cska16_mux2to12_and1;
|
|
wire u_cska16_mux2to12_xor0;
|
|
wire u_cska16_xor12;
|
|
wire u_cska16_fa11_xor0;
|
|
wire u_cska16_fa11_and0;
|
|
wire u_cska16_fa11_xor1;
|
|
wire u_cska16_fa11_and1;
|
|
wire u_cska16_fa11_or0;
|
|
wire u_cska16_xor13;
|
|
wire u_cska16_fa12_xor0;
|
|
wire u_cska16_fa12_and0;
|
|
wire u_cska16_fa12_xor1;
|
|
wire u_cska16_fa12_and1;
|
|
wire u_cska16_fa12_or0;
|
|
wire u_cska16_xor14;
|
|
wire u_cska16_fa13_xor0;
|
|
wire u_cska16_fa13_and0;
|
|
wire u_cska16_fa13_xor1;
|
|
wire u_cska16_fa13_and1;
|
|
wire u_cska16_fa13_or0;
|
|
wire u_cska16_xor15;
|
|
wire u_cska16_fa14_xor0;
|
|
wire u_cska16_fa14_and0;
|
|
wire u_cska16_fa14_xor1;
|
|
wire u_cska16_fa14_and1;
|
|
wire u_cska16_fa14_or0;
|
|
wire u_cska16_and_propagate39;
|
|
wire u_cska16_and_propagate310;
|
|
wire u_cska16_and_propagate311;
|
|
wire u_cska16_mux2to13_and0;
|
|
wire u_cska16_mux2to13_not0;
|
|
wire u_cska16_mux2to13_and1;
|
|
wire u_cska16_mux2to13_xor0;
|
|
|
|
assign u_cska16_xor0 = a[0] ^ b[0];
|
|
assign u_cska16_ha0_xor0 = a[0] ^ b[0];
|
|
assign u_cska16_ha0_and0 = a[0] & b[0];
|
|
assign u_cska16_xor1 = a[1] ^ b[1];
|
|
assign u_cska16_fa0_xor0 = a[1] ^ b[1];
|
|
assign u_cska16_fa0_and0 = a[1] & b[1];
|
|
assign u_cska16_fa0_xor1 = u_cska16_fa0_xor0 ^ u_cska16_ha0_and0;
|
|
assign u_cska16_fa0_and1 = u_cska16_fa0_xor0 & u_cska16_ha0_and0;
|
|
assign u_cska16_fa0_or0 = u_cska16_fa0_and0 | u_cska16_fa0_and1;
|
|
assign u_cska16_xor2 = a[2] ^ b[2];
|
|
assign u_cska16_fa1_xor0 = a[2] ^ b[2];
|
|
assign u_cska16_fa1_and0 = a[2] & b[2];
|
|
assign u_cska16_fa1_xor1 = u_cska16_fa1_xor0 ^ u_cska16_fa0_or0;
|
|
assign u_cska16_fa1_and1 = u_cska16_fa1_xor0 & u_cska16_fa0_or0;
|
|
assign u_cska16_fa1_or0 = u_cska16_fa1_and0 | u_cska16_fa1_and1;
|
|
assign u_cska16_xor3 = a[3] ^ b[3];
|
|
assign u_cska16_fa2_xor0 = a[3] ^ b[3];
|
|
assign u_cska16_fa2_and0 = a[3] & b[3];
|
|
assign u_cska16_fa2_xor1 = u_cska16_fa2_xor0 ^ u_cska16_fa1_or0;
|
|
assign u_cska16_fa2_and1 = u_cska16_fa2_xor0 & u_cska16_fa1_or0;
|
|
assign u_cska16_fa2_or0 = u_cska16_fa2_and0 | u_cska16_fa2_and1;
|
|
assign u_cska16_and_propagate00 = u_cska16_xor0 & u_cska16_xor2;
|
|
assign u_cska16_and_propagate01 = u_cska16_xor1 & u_cska16_xor3;
|
|
assign u_cska16_and_propagate02 = u_cska16_and_propagate00 & u_cska16_and_propagate01;
|
|
assign u_cska16_mux2to10_not0 = ~u_cska16_and_propagate02;
|
|
assign u_cska16_mux2to10_and1 = u_cska16_fa2_or0 & u_cska16_mux2to10_not0;
|
|
assign u_cska16_xor4 = a[4] ^ b[4];
|
|
assign u_cska16_fa3_xor0 = a[4] ^ b[4];
|
|
assign u_cska16_fa3_and0 = a[4] & b[4];
|
|
assign u_cska16_fa3_xor1 = u_cska16_fa3_xor0 ^ u_cska16_mux2to10_and1;
|
|
assign u_cska16_fa3_and1 = u_cska16_fa3_xor0 & u_cska16_mux2to10_and1;
|
|
assign u_cska16_fa3_or0 = u_cska16_fa3_and0 | u_cska16_fa3_and1;
|
|
assign u_cska16_xor5 = a[5] ^ b[5];
|
|
assign u_cska16_fa4_xor0 = a[5] ^ b[5];
|
|
assign u_cska16_fa4_and0 = a[5] & b[5];
|
|
assign u_cska16_fa4_xor1 = u_cska16_fa4_xor0 ^ u_cska16_fa3_or0;
|
|
assign u_cska16_fa4_and1 = u_cska16_fa4_xor0 & u_cska16_fa3_or0;
|
|
assign u_cska16_fa4_or0 = u_cska16_fa4_and0 | u_cska16_fa4_and1;
|
|
assign u_cska16_xor6 = a[6] ^ b[6];
|
|
assign u_cska16_fa5_xor0 = a[6] ^ b[6];
|
|
assign u_cska16_fa5_and0 = a[6] & b[6];
|
|
assign u_cska16_fa5_xor1 = u_cska16_fa5_xor0 ^ u_cska16_fa4_or0;
|
|
assign u_cska16_fa5_and1 = u_cska16_fa5_xor0 & u_cska16_fa4_or0;
|
|
assign u_cska16_fa5_or0 = u_cska16_fa5_and0 | u_cska16_fa5_and1;
|
|
assign u_cska16_xor7 = a[7] ^ b[7];
|
|
assign u_cska16_fa6_xor0 = a[7] ^ b[7];
|
|
assign u_cska16_fa6_and0 = a[7] & b[7];
|
|
assign u_cska16_fa6_xor1 = u_cska16_fa6_xor0 ^ u_cska16_fa5_or0;
|
|
assign u_cska16_fa6_and1 = u_cska16_fa6_xor0 & u_cska16_fa5_or0;
|
|
assign u_cska16_fa6_or0 = u_cska16_fa6_and0 | u_cska16_fa6_and1;
|
|
assign u_cska16_and_propagate13 = u_cska16_xor4 & u_cska16_xor6;
|
|
assign u_cska16_and_propagate14 = u_cska16_xor5 & u_cska16_xor7;
|
|
assign u_cska16_and_propagate15 = u_cska16_and_propagate13 & u_cska16_and_propagate14;
|
|
assign u_cska16_mux2to11_and0 = u_cska16_mux2to10_and1 & u_cska16_and_propagate15;
|
|
assign u_cska16_mux2to11_not0 = ~u_cska16_and_propagate15;
|
|
assign u_cska16_mux2to11_and1 = u_cska16_fa6_or0 & u_cska16_mux2to11_not0;
|
|
assign u_cska16_mux2to11_xor0 = u_cska16_mux2to11_and0 ^ u_cska16_mux2to11_and1;
|
|
assign u_cska16_xor8 = a[8] ^ b[8];
|
|
assign u_cska16_fa7_xor0 = a[8] ^ b[8];
|
|
assign u_cska16_fa7_and0 = a[8] & b[8];
|
|
assign u_cska16_fa7_xor1 = u_cska16_fa7_xor0 ^ u_cska16_mux2to11_xor0;
|
|
assign u_cska16_fa7_and1 = u_cska16_fa7_xor0 & u_cska16_mux2to11_xor0;
|
|
assign u_cska16_fa7_or0 = u_cska16_fa7_and0 | u_cska16_fa7_and1;
|
|
assign u_cska16_xor9 = a[9] ^ b[9];
|
|
assign u_cska16_fa8_xor0 = a[9] ^ b[9];
|
|
assign u_cska16_fa8_and0 = a[9] & b[9];
|
|
assign u_cska16_fa8_xor1 = u_cska16_fa8_xor0 ^ u_cska16_fa7_or0;
|
|
assign u_cska16_fa8_and1 = u_cska16_fa8_xor0 & u_cska16_fa7_or0;
|
|
assign u_cska16_fa8_or0 = u_cska16_fa8_and0 | u_cska16_fa8_and1;
|
|
assign u_cska16_xor10 = a[10] ^ b[10];
|
|
assign u_cska16_fa9_xor0 = a[10] ^ b[10];
|
|
assign u_cska16_fa9_and0 = a[10] & b[10];
|
|
assign u_cska16_fa9_xor1 = u_cska16_fa9_xor0 ^ u_cska16_fa8_or0;
|
|
assign u_cska16_fa9_and1 = u_cska16_fa9_xor0 & u_cska16_fa8_or0;
|
|
assign u_cska16_fa9_or0 = u_cska16_fa9_and0 | u_cska16_fa9_and1;
|
|
assign u_cska16_xor11 = a[11] ^ b[11];
|
|
assign u_cska16_fa10_xor0 = a[11] ^ b[11];
|
|
assign u_cska16_fa10_and0 = a[11] & b[11];
|
|
assign u_cska16_fa10_xor1 = u_cska16_fa10_xor0 ^ u_cska16_fa9_or0;
|
|
assign u_cska16_fa10_and1 = u_cska16_fa10_xor0 & u_cska16_fa9_or0;
|
|
assign u_cska16_fa10_or0 = u_cska16_fa10_and0 | u_cska16_fa10_and1;
|
|
assign u_cska16_and_propagate26 = u_cska16_xor8 & u_cska16_xor10;
|
|
assign u_cska16_and_propagate27 = u_cska16_xor9 & u_cska16_xor11;
|
|
assign u_cska16_and_propagate28 = u_cska16_and_propagate26 & u_cska16_and_propagate27;
|
|
assign u_cska16_mux2to12_and0 = u_cska16_mux2to11_xor0 & u_cska16_and_propagate28;
|
|
assign u_cska16_mux2to12_not0 = ~u_cska16_and_propagate28;
|
|
assign u_cska16_mux2to12_and1 = u_cska16_fa10_or0 & u_cska16_mux2to12_not0;
|
|
assign u_cska16_mux2to12_xor0 = u_cska16_mux2to12_and0 ^ u_cska16_mux2to12_and1;
|
|
assign u_cska16_xor12 = a[12] ^ b[12];
|
|
assign u_cska16_fa11_xor0 = a[12] ^ b[12];
|
|
assign u_cska16_fa11_and0 = a[12] & b[12];
|
|
assign u_cska16_fa11_xor1 = u_cska16_fa11_xor0 ^ u_cska16_mux2to12_xor0;
|
|
assign u_cska16_fa11_and1 = u_cska16_fa11_xor0 & u_cska16_mux2to12_xor0;
|
|
assign u_cska16_fa11_or0 = u_cska16_fa11_and0 | u_cska16_fa11_and1;
|
|
assign u_cska16_xor13 = a[13] ^ b[13];
|
|
assign u_cska16_fa12_xor0 = a[13] ^ b[13];
|
|
assign u_cska16_fa12_and0 = a[13] & b[13];
|
|
assign u_cska16_fa12_xor1 = u_cska16_fa12_xor0 ^ u_cska16_fa11_or0;
|
|
assign u_cska16_fa12_and1 = u_cska16_fa12_xor0 & u_cska16_fa11_or0;
|
|
assign u_cska16_fa12_or0 = u_cska16_fa12_and0 | u_cska16_fa12_and1;
|
|
assign u_cska16_xor14 = a[14] ^ b[14];
|
|
assign u_cska16_fa13_xor0 = a[14] ^ b[14];
|
|
assign u_cska16_fa13_and0 = a[14] & b[14];
|
|
assign u_cska16_fa13_xor1 = u_cska16_fa13_xor0 ^ u_cska16_fa12_or0;
|
|
assign u_cska16_fa13_and1 = u_cska16_fa13_xor0 & u_cska16_fa12_or0;
|
|
assign u_cska16_fa13_or0 = u_cska16_fa13_and0 | u_cska16_fa13_and1;
|
|
assign u_cska16_xor15 = a[15] ^ b[15];
|
|
assign u_cska16_fa14_xor0 = a[15] ^ b[15];
|
|
assign u_cska16_fa14_and0 = a[15] & b[15];
|
|
assign u_cska16_fa14_xor1 = u_cska16_fa14_xor0 ^ u_cska16_fa13_or0;
|
|
assign u_cska16_fa14_and1 = u_cska16_fa14_xor0 & u_cska16_fa13_or0;
|
|
assign u_cska16_fa14_or0 = u_cska16_fa14_and0 | u_cska16_fa14_and1;
|
|
assign u_cska16_and_propagate39 = u_cska16_xor12 & u_cska16_xor14;
|
|
assign u_cska16_and_propagate310 = u_cska16_xor13 & u_cska16_xor15;
|
|
assign u_cska16_and_propagate311 = u_cska16_and_propagate39 & u_cska16_and_propagate310;
|
|
assign u_cska16_mux2to13_and0 = u_cska16_mux2to12_xor0 & u_cska16_and_propagate311;
|
|
assign u_cska16_mux2to13_not0 = ~u_cska16_and_propagate311;
|
|
assign u_cska16_mux2to13_and1 = u_cska16_fa14_or0 & u_cska16_mux2to13_not0;
|
|
assign u_cska16_mux2to13_xor0 = u_cska16_mux2to13_and0 ^ u_cska16_mux2to13_and1;
|
|
|
|
assign u_cska16_out[0] = u_cska16_ha0_xor0;
|
|
assign u_cska16_out[1] = u_cska16_fa0_xor1;
|
|
assign u_cska16_out[2] = u_cska16_fa1_xor1;
|
|
assign u_cska16_out[3] = u_cska16_fa2_xor1;
|
|
assign u_cska16_out[4] = u_cska16_fa3_xor1;
|
|
assign u_cska16_out[5] = u_cska16_fa4_xor1;
|
|
assign u_cska16_out[6] = u_cska16_fa5_xor1;
|
|
assign u_cska16_out[7] = u_cska16_fa6_xor1;
|
|
assign u_cska16_out[8] = u_cska16_fa7_xor1;
|
|
assign u_cska16_out[9] = u_cska16_fa8_xor1;
|
|
assign u_cska16_out[10] = u_cska16_fa9_xor1;
|
|
assign u_cska16_out[11] = u_cska16_fa10_xor1;
|
|
assign u_cska16_out[12] = u_cska16_fa11_xor1;
|
|
assign u_cska16_out[13] = u_cska16_fa12_xor1;
|
|
assign u_cska16_out[14] = u_cska16_fa13_xor1;
|
|
assign u_cska16_out[15] = u_cska16_fa14_xor1;
|
|
assign u_cska16_out[16] = u_cska16_mux2to13_xor0;
|
|
endmodule |