mirror of
https://github.com/ehw-fit/ariths-gen.git
synced 2025-04-20 13:51:23 +01:00
3 lines
94 B
Verilog
3 lines
94 B
Verilog
module nand_gate(input a, input b, output nand_gate);
|
|
assign nand_gate = ~(a & b);
|
|
endmodule |