dissertation_thesis/ariths-gen
1
0
Fork 0
mirror of https://github.com/ehw-fit/ariths-gen.git synced 2025-04-22 06:41:22 +01:00
Code Issues Actions Packages Projects Releases Wiki Activity
19 Commits 6 Branches 3 Tags
Commit Graph

2 Commits

Author SHA1 Message Date
honzastor
c9ddb834f7 Generated flat Verilog adder and gate circuits. Minor update to C code logic gates. 2021-02-16 10:38:36 +01:00
honzastor
193d504120 Generated hierarchical C code circuits and updated testing script correspondigly. 2021-02-12 01:45:26 +01:00