dissertation_thesis/ariths-gen
1
0
Fork 0
mirror of https://github.com/ehw-fit/ariths-gen.git synced 2025-04-10 17:22:11 +01:00
Code Issues Actions Packages Projects Releases Wiki Activity

CGP format minor

Browse Source
This commit is contained in:
Vojta Mrazek 2021-06-23 14:09:46 +02:00
parent 0a487ee699
commit a4dca24fc2
1 changed files with 2 additions and 2 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

4
ariths_gen/core/logic_gate_circuits/logic_gate_circuit.py
View File

@ -471,7 +471,7 @@ class TwoInputLogicGate():
out_id = self.out.cgp_const
else:
out_id = a_id+1 if a_id > b_id else b_id+1
return self.get_triplet_cgp(a_id=a_id, b_id=b_id) + self.get_output_cgp(out_id=out_id)
return self.get_triplet_cgp(a_id=a_id, b_id=b_id, out_id=out_id) + self.get_output_cgp(out_id=out_id)
def get_cgp_code(self, file_object):
"""Generates flat CGP chromosome representation of corresponding logic gate itself.
@ -754,4 +754,4 @@ class OneInputLogicGate(TwoInputLogicGate):
out_id = self.out.cgp_const
else:
out_id = a_id+1 if a_id == 2 else 2
return self.get_triplet_cgp(a_id=a_id) + self.get_output_cgp(out_id=out_id)
return self.get_triplet_cgp(a_id=a_id, out_id=out_id) + self.get_output_cgp(out_id=out_id)