dissertation_thesis/ariths-gen
1
0
Fork 0
mirror of https://github.com/ehw-fit/ariths-gen.git synced 2025-04-04 06:11:41 +01:00
Code Issues Actions Packages Projects Releases Wiki Activity

setup cfg
Some checks failed
BUILD / build (push) Failing after 38s
Details
BUILD / test (push) Has been skipped
Details
BUILD / Python ${{ matrix.python-version }} test (3.10) (push) Has been skipped
Details
BUILD / Python ${{ matrix.python-version }} test (3.11) (push) Has been skipped
Details
BUILD / Python ${{ matrix.python-version }} test (3.7) (push) Has been skipped
Details
BUILD / Python ${{ matrix.python-version }} test (3.8) (push) Has been skipped
Details
BUILD / Python ${{ matrix.python-version }} test (3.9) (push) Has been skipped
Details
BUILD / documentation (push) Has been skipped
Details

Browse Source
This commit is contained in:
Vojta 2024-12-13 13:10:10 +01:00
parent 240320200b
commit 7db1276d8f
1 changed files with 1 additions and 1 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

2
setup.cfg
View File

@ -1,7 +1,7 @@
[metadata]
name = ariths_gen
description = Arithmetic circuits generator to Verilog, BLIF, C etc.
version = attr: ariths_gen.VERSION
version = attr: ariths_gen.__version__
long_description = file: README.md
long_description_content_type = text/markdown
license = MIT