TableForMTAndAG/formal.ys
Lukas Plevac b7f83bfed2 Init
2024-11-16 21:06:27 +01:00

4 lines
88 B
Plaintext

read_verilog mig.v
hierarchy
proc; opt; memory; opt; techmap; opt
write_blif formal.blif